{"id":"https://openalex.org/W4242669587","doi":"https://doi.org/10.1109/date.2004.1269067","title":"A power and performance model for network-on-chip architectures","display_name":"A power and performance model for network-on-chip architectures","publication_year":2004,"publication_date":"2004-06-03","ids":{"openalex":"https://openalex.org/W4242669587","doi":"https://doi.org/10.1109/date.2004.1269067"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1269067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269067","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012819177","display_name":"Nilanjan Banerjee","orcid":"https://orcid.org/0000-0003-4466-0898"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Banerjee","raw_affiliation_strings":["Arizona State University, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066417820","display_name":"Pradyumna Vellanki","orcid":"https://orcid.org/0009-0000-0768-188X"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Vellanki","raw_affiliation_strings":["Arizona State University, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109416106","display_name":"Karam S. Chatha","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.S. Chatha","raw_affiliation_strings":["Arizona State University, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":116,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1250","last_page":"1255"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6590476036071777},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5455365777015686},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5053656697273254},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5012779235839844},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4982764720916748},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47825729846954346},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38386255502700806},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3421028256416321},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17849478125572205}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6590476036071777},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5455365777015686},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5053656697273254},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5012779235839844},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4982764720916748},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47825729846954346},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38386255502700806},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3421028256416321},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17849478125572205},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1269067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269067","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5600000023841858,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2103066735","https://openalex.org/W2108543670","https://openalex.org/W2133355890","https://openalex.org/W2151337961","https://openalex.org/W2160642395","https://openalex.org/W2165208933","https://openalex.org/W2165437459","https://openalex.org/W2171825402","https://openalex.org/W3169463464","https://openalex.org/W4252689830"],"related_works":["https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W2018912978","https://openalex.org/W2063558432","https://openalex.org/W2108200233","https://openalex.org/W4297990507","https://openalex.org/W2012130225","https://openalex.org/W2140048897","https://openalex.org/W2385059292","https://openalex.org/W1529952624"],"abstract_inverted_index":{"Networks-on-chip":[0],"(NoC)":[1],"has":[2],"been":[3],"proposed":[4],"as":[5],"a":[6,32,58],"solution":[7],"for":[8,24,41],"addressing":[9],"the":[10,43,65,101,106,118],"design":[11,63,70,121],"challenges":[12],"of":[13,51,64,76,82,89,105,117,130],"future":[14],"high-performance":[15],"nanoscale":[16],"architectures.":[17,28,55],"Innovative":[18],"system-level":[19],"performance":[20,127],"models":[21],"are":[22],"required":[23],"designing":[25],"NoC":[26,52,66,108,135],"based":[27,34,53,134],"This":[29],"paper":[30,97,111],"presents":[31,112],"VHDL":[33],"cycle":[35],"accurate":[36],"register":[37,60],"transfer":[38,61],"level":[39,62],"model":[40,119],"evaluating":[42],"latency,":[44],"throughput,":[45],"dynamic,":[46],"and":[47,80,87,92,103,124],"leakage":[48],"power":[49,125],"consumption":[50],"interconnection":[54],"We":[56],"implemented":[57],"parameterized":[59,72],"architecture":[67,102],"elements.":[68],"The":[69,96,110],"is":[71],"on":[73],"(i)":[74],"size":[75],"packets,":[77],"(ii)":[78],"length":[79],"width":[81],"physical":[83],"links,":[84],"(iii)":[85],"number,":[86],"depth":[88],"virtual":[90],"channels,":[91],"(iv)":[93],"switching":[94],"technique.":[95],"discusses":[98],"in":[99],"detail":[100],"characterization":[104],"various":[107],"components.":[109],"results":[113],"obtained":[114],"by":[115],"application":[116],"towards":[120],"space":[122],"exploration,":[123],"versus":[126],"trade-off":[128],"analysis":[129],"4/spl":[131],"times/4":[132],"mesh":[133],"architecture.":[136]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":8}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}