{"id":"https://openalex.org/W4248577596","doi":"https://doi.org/10.1109/date.2004.1269005","title":"Fast comparisons of circuit implementations","display_name":"Fast comparisons of circuit implementations","publication_year":2004,"publication_date":"2004-07-20","ids":{"openalex":"https://openalex.org/W4248577596","doi":"https://doi.org/10.1109/date.2004.1269005"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1269005","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269005","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109926098","display_name":"S.K. Karandikar","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.K. Karandikar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.S. Sapatnekar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.823,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.93169621,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"910","last_page":"915"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.8914999961853027,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.8914999961853027,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8238999843597412,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8008999824523926,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.8424190282821655},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.8075623512268066},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7028946280479431},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6357665061950684},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5210115909576416},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.49895739555358887},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4668009877204895},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42286932468414307},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32378047704696655},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23961392045021057},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20704305171966553},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19076526165008545},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15422505140304565}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.8424190282821655},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.8075623512268066},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7028946280479431},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6357665061950684},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5210115909576416},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.49895739555358887},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4668009877204895},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42286932468414307},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32378047704696655},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23961392045021057},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20704305171966553},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19076526165008545},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15422505140304565},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/date.2004.1269005","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269005","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.102.6965","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.102.6965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://shrirang.karandikar.org/pubs/ks04-1.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.80.5339","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.80.5339","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.umn.edu/users/sachin/conf/date04skk.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1569550779","https://openalex.org/W2042714660","https://openalex.org/W2088115909","https://openalex.org/W2132850565","https://openalex.org/W2135250302","https://openalex.org/W2141907973","https://openalex.org/W2149661268","https://openalex.org/W2396246206","https://openalex.org/W4230515499","https://openalex.org/W4247746183","https://openalex.org/W4249982533","https://openalex.org/W6634336121"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2965949386","https://openalex.org/W3038003875","https://openalex.org/W2991387620","https://openalex.org/W4303491838","https://openalex.org/W4213259602"],"abstract_inverted_index":{"Digital":[0],"designs":[1],"can":[2,21,48,68],"be":[3,49],"mapped":[4],"to":[5,30,72],"different":[6],"implementations":[7],"using":[8],"diverse":[9],"approaches,":[10],"with":[11,90],"varying":[12],"cost":[13],"criteria.":[14],"Post-processing":[15],"transforms,":[16],"such":[17],"as":[18],"transistor":[19,36,65],"sizing":[20,37,66],"drastically":[22],"improve":[23],"circuit":[24,46,89],"performance,":[25],"by":[26],"optimizing":[27],"critical":[28],"paths":[29],"meet":[31],"timing":[32],"specifications.":[33],"However,":[34],"most":[35],"tools":[38],"have":[39],"high":[40],"execution":[41],"times,":[42],"and":[43],"the":[44,54,83,104],"attainable":[45],"delay":[47,86],"determined":[50],"only":[51],"after":[52],"running":[53],"tool.":[55],"In":[56],"this":[57],"paper,":[58],"we":[59],"present":[60],"an":[61],"approach":[62],"for":[63,102],"fast":[64],"that":[67],"enable":[69],"a":[70,88,91,100],"designer":[71],"choose":[73],"one":[74],"among":[75],"several":[76],"functionally":[77],"identical":[78],"implementations.":[79],"Our":[80],"algorithm":[81],"computes":[82],"minimum":[84],"achievable":[85],"of":[87,95],"maximum":[92],"average":[93],"error":[94],"5.5%":[96],"in":[97],"less":[98],"than":[99],"second":[101],"even":[103],"largest":[105],"benchmarks.":[106]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}