{"id":"https://openalex.org/W4253179730","doi":"https://doi.org/10.1109/date.2004.1268960","title":"Operating system support for interface virtualisation of reconfigurable coprocessors","display_name":"Operating system support for interface virtualisation of reconfigurable coprocessors","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4253179730","doi":"https://doi.org/10.1109/date.2004.1268960"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268960","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268960","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/53108","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021318053","display_name":"M. Vuletic","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"M. Vuletic","raw_affiliation_strings":["Processor Architecture Laboratory, Swiss Federal Institute of Technology, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Processor Architecture Laboratory, Swiss Federal Institute of Technology, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026007843","display_name":"Ludovic Righetti","orcid":"https://orcid.org/0000-0002-6458-9112"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"L. Righetti","raw_affiliation_strings":["Processor Architecture Laboratory, Swiss Federal Institute of Technology, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Processor Architecture Laboratory, Swiss Federal Institute of Technology, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048913233","display_name":"L. Pozzi","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"L. Pozzi","raw_affiliation_strings":["Processor Architecture Laboratory, Swiss Federal Institute of Technology, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Processor Architecture Laboratory, Swiss Federal Institute of Technology, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084634204","display_name":"P. Ienne","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"P. Ienne","raw_affiliation_strings":["Processor Architecture Laboratory, Swiss Federal Institute of Technology, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Processor Architecture Laboratory, Swiss Federal Institute of Technology, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5021318053"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":1.30611063,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.7599094,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"748","last_page":"749"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.87697434425354},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.8021626472473145},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.7771629691123962},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7678828239440918},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6590012907981873},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5997087955474854},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5349971055984497},{"id":"https://openalex.org/keywords/virtualization","display_name":"Virtualization","score":0.5222804546356201},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.47807812690734863},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.45365583896636963},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4523107707500458},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4363771677017212},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4348805546760559},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19435200095176697},{"id":"https://openalex.org/keywords/cloud-computing","display_name":"Cloud computing","score":0.12272700667381287}],"concepts":[{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.87697434425354},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.8021626472473145},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.7771629691123962},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7678828239440918},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6590012907981873},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5997087955474854},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5349971055984497},{"id":"https://openalex.org/C513985346","wikidata":"https://www.wikidata.org/wiki/Q270471","display_name":"Virtualization","level":3,"score":0.5222804546356201},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.47807812690734863},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.45365583896636963},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4523107707500458},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4363771677017212},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4348805546760559},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19435200095176697},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.12272700667381287},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/date.2004.1268960","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268960","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:53108","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/53108","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:infoscience.epfl.ch:53133","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/53133","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:53108","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/53108","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2136231928","https://openalex.org/W4229519692","https://openalex.org/W4231183338","https://openalex.org/W4233940363"],"related_works":["https://openalex.org/W2136647108","https://openalex.org/W107105315","https://openalex.org/W2350029007","https://openalex.org/W2152662857","https://openalex.org/W4256272048","https://openalex.org/W1980352715","https://openalex.org/W2160342394","https://openalex.org/W2185423317","https://openalex.org/W2090940121","https://openalex.org/W2132729873"],"abstract_inverted_index":{"Reconfigurable":[0],"systems-on-chip":[1],"(SoC)":[2],"consist":[3],"of":[4,26,36,61],"large":[5],"field":[6],"programmable":[7],"gate":[8],"arrays":[9],"(FPGAs)":[10],"and":[11,52,66],"standard":[12],"processors.":[13],"The":[14,28,56],"reconfigurable":[15,77],"logic":[16],"can":[17],"be":[18],"used":[19,82],"for":[20],"application-specific":[21],"coprocessors":[22],"to":[23,71,83],"speedup":[24],"execution":[25],"applications.":[27],"widespread":[29],"use":[30],"is":[31,81],"limited":[32],"by":[33],"the":[34,49,54,59,69,72,85],"complexity":[35,51],"interfacing":[37,50],"software":[38],"applications":[39],"with":[40],"coprocessors.":[41],"We":[42],"present":[43],"a":[44],"virtualization":[45],"layer":[46,57],"that":[47],"lowers":[48],"improves":[53],"portability.":[55],"shifts":[58],"burden":[60],"moving":[62],"data":[63],"between":[64],"processor":[65],"coprocessor":[67],"from":[68],"programmer":[70],"operating":[73],"system":[74],"(OS).":[75],"A":[76],"SoC":[78],"running":[79],"Linux":[80],"prove":[84],"concept.":[86]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-02-09T09:26:11.010843","created_date":"2025-10-10T00:00:00"}