{"id":"https://openalex.org/W4248321724","doi":"https://doi.org/10.1109/date.2004.1268956","title":"Hierarchical modeling and simulation of large analog circuits","display_name":"Hierarchical modeling and simulation of large analog circuits","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4248321724","doi":"https://doi.org/10.1109/date.2004.1268956"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268956","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268956","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058844682","display_name":"Sheldon X.-D. Tan","orcid":"https://orcid.org/0000-0003-2119-6869"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S.X.D. Tan","raw_affiliation_strings":["Department of Electrical Engineering, University of California, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of California, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108121313","display_name":"Zhenyu Qi","orcid":"https://orcid.org/0009-0003-1195-3771"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhenyu Qi","raw_affiliation_strings":["Department of Electrical Engineering, University of California, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of California, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100455126","display_name":"Hang Li","orcid":"https://orcid.org/0000-0001-9993-4986"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hang Li","raw_affiliation_strings":["Department of Electrical Engineering, University of California, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of California, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"740","last_page":"741"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/symbolic-data-analysis","display_name":"Symbolic data analysis","score":0.7142642140388489},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6877983212471008},{"id":"https://openalex.org/keywords/linear-circuit","display_name":"Linear circuit","score":0.6796714067459106},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5936416983604431},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5860514044761658},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5307063460350037},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49099400639533997},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.488869845867157},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.46710291504859924},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4378906488418579},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.42970627546310425},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40297383069992065},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.34924572706222534},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2917921543121338},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21996274590492249},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12762966752052307},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12112897634506226},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11100229620933533},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10398820042610168}],"concepts":[{"id":"https://openalex.org/C65620979","wikidata":"https://www.wikidata.org/wiki/Q7661176","display_name":"Symbolic data analysis","level":2,"score":0.7142642140388489},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6877983212471008},{"id":"https://openalex.org/C194571574","wikidata":"https://www.wikidata.org/wiki/Q2251187","display_name":"Linear circuit","level":4,"score":0.6796714067459106},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5936416983604431},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5860514044761658},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5307063460350037},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49099400639533997},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.488869845867157},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.46710291504859924},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4378906488418579},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.42970627546310425},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40297383069992065},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.34924572706222534},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2917921543121338},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21996274590492249},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12762966752052307},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12112897634506226},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11100229620933533},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10398820042610168},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268956","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268956","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2009902155","https://openalex.org/W2126812498","https://openalex.org/W2143660978","https://openalex.org/W6680990544"],"related_works":["https://openalex.org/W4242258007","https://openalex.org/W2007222089","https://openalex.org/W1556171578","https://openalex.org/W1917800633","https://openalex.org/W2736010003","https://openalex.org/W2115397287","https://openalex.org/W2123531174","https://openalex.org/W2184908786","https://openalex.org/W2105957093","https://openalex.org/W4241239280"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,85],"new":[4,18,86],"hierarchical":[5,70,87],"circuit":[6,22,38,43,71],"modeling":[7,98],"and":[8,40,50,73,99,104,110],"simulation":[9,100],"technique":[10],"in":[11,32,35,107],"s-domain":[12],"for":[13,45,97],"linear":[14,48,102],"analog":[15,49,103],"circuits.":[16,52],"The":[17,91],"algorithm":[19,93],"can":[20,94],"perform":[21],"complexity":[23],"reduction":[24],"by":[25],"deriving":[26,41],"the":[27,36,42,59,62,68],"exact":[28],"or":[29],"approximate":[30],"admittances":[31],"rational":[33],"form":[34],"reduced":[37],"matrix":[39],"characteristics":[44],"very":[46],"large":[47],"interconnect":[51,105],"We":[53],"characterize":[54],"some":[55],"theoretical":[56],"results":[57],"regarding":[58],"conditions":[60],"on":[61,84],"generations":[63],"of":[64,101],"canceling":[65,81],"terms":[66,82],"during":[67],"general":[69],"analysis":[72,89],"propose":[74],"an":[75],"explicit":[76],"de-cancellation":[77],"scheme":[78],"to":[79],"remove":[80],"based":[83],"symbolic":[88],"framework.":[90],"resulting":[92],"be":[95],"used":[96],"circuits":[106],"both":[108],"frequency":[109],"time":[111],"domain.":[112]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}