{"id":"https://openalex.org/W4255919488","doi":"https://doi.org/10.1109/date.2004.1268948","title":"An asynchronous synthesis toolset using Verilog","display_name":"An asynchronous synthesis toolset using Verilog","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4255919488","doi":"https://doi.org/10.1109/date.2004.1268948"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268948","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268948","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032693249","display_name":"F. Burns","orcid":null},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"F. Burns","raw_affiliation_strings":["School of Electrical, Electronic & Computer Engineering, University of Newcastle, Newcastle-upon-Tyne, UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical, Electronic & Computer Engineering, University of Newcastle, Newcastle-upon-Tyne, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020707237","display_name":"D. Shang","orcid":null},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D. Shang","raw_affiliation_strings":["School of Electrical, Electronic & Computer Engineering, University of Newcastle, Newcastle-upon-Tyne, UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical, Electronic & Computer Engineering, University of Newcastle, Newcastle-upon-Tyne, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065158912","display_name":"A. Koelmans","orcid":null},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A. Koelmans","raw_affiliation_strings":["School of Electrical, Electronic & Computer Engineering, University of Newcastle, Newcastle-upon-Tyne, UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical, Electronic & Computer Engineering, University of Newcastle, Newcastle-upon-Tyne, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029446985","display_name":"Alex Yakovlev","orcid":"https://orcid.org/0000-0003-0826-9330"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A. Yakovlev","raw_affiliation_strings":["School of Electrical, Electronic & Computer Engineering, University of Newcastle, Newcastle-upon-Tyne, UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical, Electronic & Computer Engineering, University of Newcastle, Newcastle-upon-Tyne, UK","institution_ids":["https://openalex.org/I84884186"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5032693249"],"corresponding_institution_ids":["https://openalex.org/I84884186"],"apc_list":null,"apc_paid":null,"fwci":1.2223,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.80144811,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"724","last_page":"725"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8394790291786194},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8299678564071655},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8011043071746826},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7914578318595886},{"id":"https://openalex.org/keywords/petri-net","display_name":"Petri net","score":0.6067790389060974},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5800279974937439},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5795756578445435},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.519881010055542},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.463666707277298},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4525614380836487},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.43402808904647827},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4327346682548523},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4171217083930969},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3640371561050415},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3548453748226166},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33906230330467224},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30943357944488525},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20763805508613586},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19777393341064453},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.08982089161872864},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.07654258608818054},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07525143027305603}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8394790291786194},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8299678564071655},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8011043071746826},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7914578318595886},{"id":"https://openalex.org/C38677869","wikidata":"https://www.wikidata.org/wiki/Q724168","display_name":"Petri net","level":2,"score":0.6067790389060974},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5800279974937439},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5795756578445435},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.519881010055542},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.463666707277298},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4525614380836487},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.43402808904647827},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4327346682548523},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4171217083930969},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3640371561050415},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3548453748226166},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33906230330467224},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30943357944488525},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20763805508613586},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19777393341064453},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.08982089161872864},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.07654258608818054},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07525143027305603},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268948","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268948","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1540606590","https://openalex.org/W1603505953","https://openalex.org/W2139153122"],"related_works":["https://openalex.org/W1903431847","https://openalex.org/W2166021916","https://openalex.org/W1839177134","https://openalex.org/W2004001588","https://openalex.org/W2135482679","https://openalex.org/W2084005807","https://openalex.org/W1994884893","https://openalex.org/W2137686989","https://openalex.org/W2375695813","https://openalex.org/W1547984038"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,25],"new":[3],"CAD":[4],"tool":[5],"set":[6],"for":[7],"generating":[8],"asynchronous":[9,49,82],"circuits":[10,53,72,78],"from":[11],"high-level":[12,17],"Verilog":[13,18],"level-sensitive":[14],"specifications.":[15],"Initially,":[16],"descriptions":[19],"are":[20,62],"compiled":[21],"and":[22,40,51],"converted":[23],"into":[24,48],"novel":[26],"intermediate":[27,32],"Petri":[28],"net":[29],"format.":[30],"The":[31,69],"format":[33],"is":[34,45],"subsequently":[35],"passed":[36],"to":[37,64,77],"optimization":[38,60],"tools":[39,42,61],"mapping":[41],"where":[43],"it":[44],"directly":[46],"mapped":[47],"datapath":[50],"control":[52],"using":[54],"David":[55],"cells":[56],"(DCs).":[57],"Finally,":[58],"logic":[59],"applied":[63],"generate":[65],"speed-independent":[66],"(SI)":[67],"circuits.":[68],"speed":[70],"independent":[71],"generated":[73,79],"perform":[74],"well":[75],"compared":[76],"by":[80],"existing":[81],"tools.":[83]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}