{"id":"https://openalex.org/W4230425861","doi":"https://doi.org/10.1109/date.2004.1268943","title":"STEPS: experimenting a new software-based strategy for testing SoCs containing P1500-compliant IP cores","display_name":"STEPS: experimenting a new software-based strategy for testing SoCs containing P1500-compliant IP cores","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4230425861","doi":"https://doi.org/10.1109/date.2004.1268943"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268943","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268943","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108093269","display_name":"Mounir Benabdenbi","orcid":"https://orcid.org/0000-0001-9586-3009"},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"Laboratoire de Recherche en Informatique de Paris 6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"M. Benabdenbi","raw_affiliation_strings":["Department ASIM, Laboratoire LIP6, Paris, France","ALSOC - Architecture et Logiciels pour Syst\u00e8mes Embarqu\u00e9s sur Puce (France)"],"affiliations":[{"raw_affiliation_string":"Department ASIM, Laboratoire LIP6, Paris, France","institution_ids":["https://openalex.org/I4210159731"]},{"raw_affiliation_string":"ALSOC - Architecture et Logiciels pour Syst\u00e8mes Embarqu\u00e9s sur Puce (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082950212","display_name":"Alain Greiner","orcid":null},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"Laboratoire de Recherche en Informatique de Paris 6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Greiner","raw_affiliation_strings":["Department ASIM, Laboratoire LIP6, Paris, France","ALSOC - Architecture et Logiciels pour Syst\u00e8mes Embarqu\u00e9s sur Puce (France)"],"affiliations":[{"raw_affiliation_string":"Department ASIM, Laboratoire LIP6, Paris, France","institution_ids":["https://openalex.org/I4210159731"]},{"raw_affiliation_string":"ALSOC - Architecture et Logiciels pour Syst\u00e8mes Embarqu\u00e9s sur Puce (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023748893","display_name":"Fran\u00e7ois P\u00eacheux","orcid":"https://orcid.org/0000-0002-4118-8690"},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"Laboratoire de Recherche en Informatique de Paris 6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"F. Pecheux","raw_affiliation_strings":["Department ASIM, Laboratoire LIP6, Paris, France","ALSOC - Architecture et Logiciels pour Syst\u00e8mes Embarqu\u00e9s sur Puce (France)"],"affiliations":[{"raw_affiliation_string":"Department ASIM, Laboratoire LIP6, Paris, France","institution_ids":["https://openalex.org/I4210159731"]},{"raw_affiliation_string":"ALSOC - Architecture et Logiciels pour Syst\u00e8mes Embarqu\u00e9s sur Puce (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030968202","display_name":"E. Viaud","orcid":null},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"Laboratoire de Recherche en Informatique de Paris 6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"E. Viaud","raw_affiliation_strings":["Department ASIM, Laboratoire LIP6, Paris, France","ALSOC - Architecture et Logiciels pour Syst\u00e8mes Embarqu\u00e9s sur Puce (France)"],"affiliations":[{"raw_affiliation_string":"Department ASIM, Laboratoire LIP6, Paris, France","institution_ids":["https://openalex.org/I4210159731"]},{"raw_affiliation_string":"ALSOC - Architecture et Logiciels pour Syst\u00e8mes Embarqu\u00e9s sur Puce (France)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108676900","display_name":"Matthieu Tuna","orcid":null},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"Laboratoire de Recherche en Informatique de Paris 6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Tuna","raw_affiliation_strings":["Department ASIM, Laboratoire LIP6, Paris, France","ALSOC - Architecture et Logiciels pour Syst\u00e8mes Embarqu\u00e9s sur Puce (France)"],"affiliations":[{"raw_affiliation_string":"Department ASIM, Laboratoire LIP6, Paris, France","institution_ids":["https://openalex.org/I4210159731"]},{"raw_affiliation_string":"ALSOC - Architecture et Logiciels pour Syst\u00e8mes Embarqu\u00e9s sur Puce (France)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5108093269"],"corresponding_institution_ids":["https://openalex.org/I4210159731"],"apc_list":null,"apc_paid":null,"fwci":0.5119,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.57207207,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"712","last_page":"713"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7613919377326965},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6390341520309448},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5920397639274597},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5633061528205872},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.5411360263824463},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5269699096679688},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.45290595293045044},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.42370370030403137},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.339751660823822},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3384607434272766},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2778146266937256}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7613919377326965},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6390341520309448},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5920397639274597},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5633061528205872},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.5411360263824463},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5269699096679688},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45290595293045044},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.42370370030403137},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.339751660823822},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3384607434272766},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2778146266937256},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2004.1268943","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268943","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01521098v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01521098","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DATE 2004 - Design Automation and Test in Europe Conference, Feb 2004, Paris, France. pp.712-713, ⟨10.1109/DATE.2004.1268943⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1536055443","https://openalex.org/W1596724070","https://openalex.org/W1983320508"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2130914040","https://openalex.org/W2119122672","https://openalex.org/W4292904049","https://openalex.org/W2136848245","https://openalex.org/W4213404769","https://openalex.org/W2118050502"],"abstract_inverted_index":{"This":[0,82],"paper":[1,83],"presents":[2],"STEPS,":[3],"an":[4,25,100],"innovative":[5],"software-based":[6],"approach":[7],"for":[8],"testing":[9],"P1500-compliant":[10,96],"SoCs.":[11],"STEPS":[12,86,116],"is":[13,21,51,69,112],"based":[14],"on":[15],"the":[16,19,30,54,67,85,106,115],"concept":[17],"that":[18,74],"ATE":[20,50],"not":[22],"considered":[23],"as":[24,36],"initiator":[26],"applying":[27],"vectors":[28],"to":[29,53,88],"SoC":[31,56,68,108],"test":[32,44,64,72,76],"pins":[33],"but":[34],"rather":[35],"a":[37,39,70,91,94,110,119],"target,":[38],"huge":[40],"repository":[41],"of":[42],"32-bits":[43],"data":[45,77],"and":[46,99,118],"control":[47],"commands.":[48],"The":[49,61],"connected":[52],"functional":[55],"external":[57,101],"RAM":[58,102],"controller":[59,103],"interface.":[60,104],"only":[62],"additional":[63],"component":[65],"in":[66],"P1500":[71,80],"processor":[73],"converts":[75],"into":[78],"serial":[79],"streams.":[81],"applies":[84],"methodology":[87],"SoCs":[89],"containing":[90],"VCI-compliant":[92],"interconnect,":[93],"microprocessor,":[95],"IP":[97],"cores":[98],"Using":[105],"ITC02":[107],"benchmarks,":[109],"comparison":[111],"done":[113],"between":[114],"architecture":[117],"classical":[120],"bus-based":[121],"strategy.":[122]},"counts_by_year":[],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}