{"id":"https://openalex.org/W4205833902","doi":"https://doi.org/10.1109/date.2004.1268939","title":"A 0.18 \u03bcm CMOS implementation of on-chip analogue test signal generation from digital test patterns","display_name":"A 0.18 \u03bcm CMOS implementation of on-chip analogue test signal generation from digital test patterns","publication_year":2004,"publication_date":"2004-06-30","ids":{"openalex":"https://openalex.org/W4205833902","doi":"https://doi.org/10.1109/date.2004.1268939"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268939","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268939","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014848297","display_name":"L. Rolindez","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"L. Rolindez","raw_affiliation_strings":["Reliable Mixed-signal Systems Group, TIMA Laboratory, Grenoble, France","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)"],"affiliations":[{"raw_affiliation_string":"Reliable Mixed-signal Systems Group, TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107869413","display_name":"S. Mir","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Mir","raw_affiliation_strings":["Reliable Mixed-signal Systems Group, TIMA Laboratory, Grenoble, France","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)"],"affiliations":[{"raw_affiliation_string":"Reliable Mixed-signal Systems Group, TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108138014","display_name":"G. Prenat","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"G. Prenat","raw_affiliation_strings":["Reliable Mixed-signal Systems Group, TIMA Laboratory, Grenoble, France","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)"],"affiliations":[{"raw_affiliation_string":"Reliable Mixed-signal Systems Group, TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079720434","display_name":"Ahc\u00e8ne Bounceur","orcid":"https://orcid.org/0000-0002-0043-7742"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Bounceur","raw_affiliation_strings":["Reliable Mixed-signal Systems Group, TIMA Laboratory, Grenoble, France","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)"],"affiliations":[{"raw_affiliation_string":"Reliable Mixed-signal Systems Group, TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5014848297"],"corresponding_institution_ids":["https://openalex.org/I4210087012"],"apc_list":null,"apc_paid":null,"fwci":1.0224,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71734234,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"704","last_page":"705"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7639158964157104},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6116732954978943},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.610859751701355},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5539501905441284},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5489516854286194},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.5358259677886963},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5211796164512634},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.5183773636817932},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.5075730085372925},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5052714943885803},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.49652916193008423},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3756541311740875},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3466166853904724},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3422090709209442},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30244922637939453},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.30203330516815186},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28759175539016724},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.143273264169693}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7639158964157104},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6116732954978943},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.610859751701355},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5539501905441284},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5489516854286194},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.5358259677886963},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5211796164512634},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.5183773636817932},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.5075730085372925},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5052714943885803},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.49652916193008423},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3756541311740875},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3466166853904724},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3422090709209442},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30244922637939453},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.30203330516815186},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28759175539016724},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.143273264169693},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.0},{"id":"https://openalex.org/C107038049","wikidata":"https://www.wikidata.org/wiki/Q35986","display_name":"Aesthetics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2004.1268939","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268939","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00012860v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00012860","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings.-Design,-Automation-and-Test-in-Europe-Conference-and-Exhibition, 2004, Paris, France. pp.704-5, ⟨10.1109/DATE.2004.1268939⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1494738794","https://openalex.org/W1998284495","https://openalex.org/W2167896761"],"related_works":["https://openalex.org/W2104478015","https://openalex.org/W4230343699","https://openalex.org/W2062239751","https://openalex.org/W2113725540","https://openalex.org/W2035101737","https://openalex.org/W1646128378","https://openalex.org/W1846623049","https://openalex.org/W1863819993","https://openalex.org/W1958365305","https://openalex.org/W2149724644"],"abstract_inverted_index":{"The":[0,21],"test":[1,22,43,47,81,124],"of":[2,11,31,36,40,59,78,88,96,101,123],"analogue":[3,19,42,61,80],"and":[4,15,55,98,118],"mixed-signal":[5],"(AMS)":[6],"cores":[7],"requires":[8],"the":[9,29,57,60,70,79,89,121],"use":[10,30],"expensive":[12],"AMS":[13],"testers":[14],"accessibility":[16],"to":[17,93,106,130],"internal":[18],"nodes.":[20],"cost":[23],"can":[24],"be":[25],"considerably":[26],"reduced":[27],"by":[28],"built-in-self-test":[32],"(BIST)":[33],"techniques.":[34],"One":[35],"these":[37],"techniques":[38],"consists":[39],"generating":[41],"signals":[44,125],"from":[45,127],"digital":[46,64],"patterns":[48],"(obtained":[49],"via":[50],"/spl":[51,111],"Sigma//spl":[52],"Delta/":[53],"modulation)":[54],"converting":[56],"responses":[58],"modules":[62],"into":[63],"signatures":[65],"that":[66,85],"are":[67],"compared":[68],"with":[69,104],"expected":[71],"ones.":[72],"This":[73],"paper":[74],"presents":[75],"an":[76,94],"implementation":[77],"signal":[82],"generation":[83,122],"part":[84],"includes":[86],"programmability":[87],"circuit":[90,102,114],"blocks,":[91],"leading":[92],"improvement":[95],"performance":[97],"a":[99],"reduction":[100],"size":[103],"respect":[105],"previous":[107],"approaches.":[108],"A":[109],"0.18":[110],"mu/m":[112],"CMOS":[113],"has":[115],"been":[116],"designed":[117],"fabricated,":[119],"allowing":[120],"ranging":[126],"10":[128],"Hz":[129],"1":[131],"MHz.":[132]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2022-01-25T00:00:00"}