{"id":"https://openalex.org/W4243464552","doi":"https://doi.org/10.1109/date.2004.1268937","title":"Synthesis of partitioned shared memory architectures for energy-sufficient multi-processor SoC","display_name":"Synthesis of partitioned shared memory architectures for energy-sufficient multi-processor SoC","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4243464552","doi":"https://doi.org/10.1109/date.2004.1268937"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268937","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268937","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036211467","display_name":"Kunal Ranjan Patel","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"K. Patel","raw_affiliation_strings":["Politecnico di Turino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028298481","display_name":"E. Macii","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Macii","raw_affiliation_strings":["Politecnico di Turino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082830864","display_name":"M. Poncino","orcid":null},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Poncino","raw_affiliation_strings":["Universit\u00e0 di Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 di Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036211467"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.34314836,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"700","last_page":"701"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.834446907043457},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6411880850791931},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.6398980021476746},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6301267147064209},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5600776076316833},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5285495519638062},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5083479285240173},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5021898746490479},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.485838383436203},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.47171634435653687},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4687162935733795},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45554250478744507},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.43510884046554565},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42914852499961853},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.42688217759132385},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.426730751991272},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.4133041799068451},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2859039902687073},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.28027787804603577},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07630282640457153}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.834446907043457},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6411880850791931},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.6398980021476746},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6301267147064209},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5600776076316833},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5285495519638062},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5083479285240173},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5021898746490479},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.485838383436203},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.47171634435653687},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4687162935733795},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45554250478744507},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.43510884046554565},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42914852499961853},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.42688217759132385},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.426730751991272},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.4133041799068451},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2859039902687073},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.28027787804603577},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07630282640457153},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268937","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268937","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1602420333","https://openalex.org/W2099724084","https://openalex.org/W2145771994","https://openalex.org/W2154909745","https://openalex.org/W4246957851","https://openalex.org/W4254174266","https://openalex.org/W6635937959","https://openalex.org/W6674922785"],"related_works":["https://openalex.org/W120214571","https://openalex.org/W254684032","https://openalex.org/W2138180780","https://openalex.org/W43633106","https://openalex.org/W52481882","https://openalex.org/W2247651031","https://openalex.org/W2135236335","https://openalex.org/W1959889508","https://openalex.org/W4241801748","https://openalex.org/W2062678331"],"abstract_inverted_index":{"Accesses":[0],"to":[1,19,81],"the":[2,58],"shared":[3,59],"memory":[4,84],"in":[5],"multi-processor":[6],"systems-on-chip":[7],"represent":[8],"a":[9,16,45,63,68,82,87],"significant":[10],"performance":[11,90],"bottleneck.":[12],"Multi-port":[13],"memories":[14],"are":[15,29],"common":[17],"solution":[18],"this":[20],"problem,":[21],"because":[22],"they":[23,28],"allow":[24],"parallel":[25,71],"accesses.":[26],"However,":[27],"not":[30],"an":[31,36,54],"energy-efficient":[32,37],"solution.":[33],"We":[34],"propose":[35],"shared-memory":[38],"architecture":[39],"that":[40],"can":[41],"be":[42],"used":[43],"as":[44],"substitute":[46],"for":[47],"multi-port":[48],"memories,":[49],"which":[50],"is":[51],"based":[52],"on":[53,67],"application-driven":[55],"partitioning":[56],"of":[57,70,76],"address":[60],"space":[61],"into":[62],"multi-bank":[64],"architecture.":[65],"Experiments":[66],"set":[69],"benchmarks":[72],"show":[73],"energy":[74],"savings":[75],"about":[77],"56%":[78],"with":[79],"respect":[80],"dual-port":[83],"architecture,":[85],"at":[86],"very":[88],"limited":[89],"penalty.":[91]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}