{"id":"https://openalex.org/W4235030216","doi":"https://doi.org/10.1109/date.2004.1268936","title":"Block-enabled memory macros: design space exploration and application-specific tuning","display_name":"Block-enabled memory macros: design space exploration and application-specific tuning","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4235030216","doi":"https://doi.org/10.1109/date.2004.1268936"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268936","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268936","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"L. Benini","raw_affiliation_strings":["Universit\u00e0 di Bologna, Bologna, ITALY"],"affiliations":[{"raw_affiliation_string":"Universit\u00e0 di Bologna, Bologna, ITALY","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006693804","display_name":"A. Ivaldi","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Ivaldi","raw_affiliation_strings":["Politecnico di Torino, Torino, ITALY"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, ITALY","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058379509","display_name":"Alberto Macii","orcid":"https://orcid.org/0000-0002-8869-5710"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Macii","raw_affiliation_strings":["Politecnico di Torino, Torino, ITALY"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, ITALY","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005432629","display_name":"Enrico Macii","orcid":"https://orcid.org/0000-0001-9046-5618"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Macii","raw_affiliation_strings":["Politecnico di Torino, Torino, ITALY"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, ITALY","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5043408422"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":0.60562421,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.71669884,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"37","issue":null,"first_page":"698","last_page":"699"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.8758059740066528},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7878373861312866},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7266268134117126},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6870522499084473},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4784139096736908},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.4708625376224518},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4491710662841797},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.445487380027771},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4278983473777771},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41945403814315796},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39455994963645935},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3621827960014343},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17487946152687073},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0928487777709961},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08902254700660706}],"concepts":[{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.8758059740066528},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7878373861312866},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7266268134117126},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6870522499084473},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4784139096736908},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.4708625376224518},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4491710662841797},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.445487380027771},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4278983473777771},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41945403814315796},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39455994963645935},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3621827960014343},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17487946152687073},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0928487777709961},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08902254700660706},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268936","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268936","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1564892798","https://openalex.org/W1572287951","https://openalex.org/W1992025965","https://openalex.org/W2108726631","https://openalex.org/W2108827798","https://openalex.org/W2163064110","https://openalex.org/W2170113561","https://openalex.org/W3145748188","https://openalex.org/W3148116038","https://openalex.org/W4243486098","https://openalex.org/W4299445790","https://openalex.org/W6683566391","https://openalex.org/W6684566604","https://openalex.org/W6792978874"],"related_works":["https://openalex.org/W1909296377","https://openalex.org/W2089002058","https://openalex.org/W3185029353","https://openalex.org/W2969498307","https://openalex.org/W3116379964","https://openalex.org/W2915176329","https://openalex.org/W2793465010","https://openalex.org/W2208608937","https://openalex.org/W2120018824","https://openalex.org/W2766443086"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5],"combined":[6],"solution":[7],"that":[8],"allows":[9],"us":[10],"to":[11,21,31],"customize":[12],"the":[13,22],"architecture":[14],"of":[15],"internally":[16],"partitioned":[17],"SRAM":[18],"macros":[19],"according":[20],"given":[23],"application":[24],"be":[25],"executed.":[26],"Energy":[27],"savings":[28],"with":[29],"respect":[30],"monolithic":[32],"memory":[33],"configurations":[34],"are":[35],"above":[36],"40%,":[37],"without":[38],"access":[39],"time":[40],"violation.":[41]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}