{"id":"https://openalex.org/W4253011160","doi":"https://doi.org/10.1109/date.2004.1268931","title":"A tool for automatic generation of RTL-level VHDL description of RNS FIR filters","display_name":"A tool for automatic generation of RTL-level VHDL description of RNS FIR filters","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4253011160","doi":"https://doi.org/10.1109/date.2004.1268931"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268931","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268931","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044577243","display_name":"A. Del Re","orcid":null},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]},{"id":"https://openalex.org/I4210127672","display_name":"Engineering (Italy)","ror":"https://ror.org/045s9b323","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210127672"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Del Re","raw_affiliation_strings":["Dept. of Electrical Engineering, Univ. of Rome \u201cTor Vergata\u201d, Italy","Dept. of Electrical Engineering, Univ. of Rome \"Tor Vergata\", Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Univ. of Rome \u201cTor Vergata\u201d, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, Univ. of Rome \"Tor Vergata\", Italy","institution_ids":["https://openalex.org/I116067653","https://openalex.org/I4210127672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022318517","display_name":"Alberto Nannarelli","orcid":"https://orcid.org/0000-0002-8303-6329"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"A. Nannarelli","raw_affiliation_strings":["Informatics & Mathematical Modeling, Technical University, Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Informatics & Mathematical Modeling, Technical University, Denmark","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000963583","display_name":"M. Re","orcid":"https://orcid.org/0000-0001-9046-1318"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]},{"id":"https://openalex.org/I4210127672","display_name":"Engineering (Italy)","ror":"https://ror.org/045s9b323","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210127672"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Re","raw_affiliation_strings":["Dept. of Electrical Engineering, Univ. of Rome \u201cTor Vergata\u201d, Italy","Dept. of Electrical Engineering, Univ. of Rome \"Tor Vergata\", Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Univ. of Rome \u201cTor Vergata\u201d, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, Univ. of Rome \"Tor Vergata\", Italy","institution_ids":["https://openalex.org/I116067653","https://openalex.org/I4210127672"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":null,"first_page":"686","last_page":"687"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8517066240310669},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.7142688632011414},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6929764747619629},{"id":"https://openalex.org/keywords/residue-number-system","display_name":"Residue number system","score":0.684335470199585},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5426772832870483},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.4507470428943634},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.43691766262054443},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43061354756355286},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39356279373168945},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.3670300841331482},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.343353807926178},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33883175253868103},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25272321701049805},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20867237448692322},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16592714190483093}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8517066240310669},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.7142688632011414},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6929764747619629},{"id":"https://openalex.org/C71480937","wikidata":"https://www.wikidata.org/wiki/Q3086516","display_name":"Residue number system","level":2,"score":0.684335470199585},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5426772832870483},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.4507470428943634},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.43691766262054443},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43061354756355286},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39356279373168945},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.3670300841331482},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.343353807926178},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33883175253868103},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25272321701049805},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20867237448692322},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16592714190483093},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268931","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268931","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W118432253","https://openalex.org/W1569032152","https://openalex.org/W1624489350","https://openalex.org/W2120429086","https://openalex.org/W2125763038","https://openalex.org/W2138946897","https://openalex.org/W2147360360","https://openalex.org/W2154702295","https://openalex.org/W2170806963","https://openalex.org/W2174102096","https://openalex.org/W4247795310","https://openalex.org/W4249006057","https://openalex.org/W6604812262","https://openalex.org/W6634019501","https://openalex.org/W6678805408","https://openalex.org/W6681476223"],"related_works":["https://openalex.org/W2539006956","https://openalex.org/W2352374383","https://openalex.org/W1980880153","https://openalex.org/W1993562268","https://openalex.org/W2810377961","https://openalex.org/W2059744051","https://openalex.org/W1996708669","https://openalex.org/W2137898528","https://openalex.org/W2046083070","https://openalex.org/W1505918581"],"abstract_inverted_index":{"Although":[0],"digital":[1],"filters":[2,18,42],"based":[3],"on":[4],"the":[5,28,31,45,49,58],"residue":[6],"number":[7],"system":[8],"(RNS)":[9],"show":[10],"high":[11],"performance":[12],"and":[13,51,70],"low":[14],"power":[15],"dissipation,":[16],"RNS":[17,40,46],"are":[19],"not":[20],"widely":[21],"used":[22],"in":[23],"DSP":[24],"systems,":[25],"because":[26],"of":[27,30,57],"complexity":[29],"algorithms":[32,47],"involved.":[33],"We":[34],"present":[35],"a":[36,53],"tool":[37],"to":[38,48],"design":[39,64],"FIR":[41],"which":[43],"hides":[44],"designer,":[50],"generates":[52],"synthesizable":[54],"VHDL":[55],"description":[56],"filter":[59],"taking":[60],"into":[61],"account":[62],"several":[63],"constraints":[65],"such":[66],"as:":[67],"delay,":[68],"area,":[69],"energy.":[71]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}