{"id":"https://openalex.org/W4234162158","doi":"https://doi.org/10.1109/date.2004.1268919","title":"Extremely low-power logic","display_name":"Extremely low-power logic","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W4234162158","doi":"https://doi.org/10.1109/date.2004.1268919"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268919","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268919","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044750091","display_name":"C. Piguet","orcid":null},"institutions":[{"id":"https://openalex.org/I135218257","display_name":"Swiss Center for Electronics and Microtechnology (Switzerland)","ror":"https://ror.org/05nrrsx06","country_code":"CH","type":"company","lineage":["https://openalex.org/I135218257"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"C. Piguet","raw_affiliation_strings":["CSEM, Neuchatel, Switzerland","CSEM, Neuch\u00e2tel, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSEM, Neuchatel, Switzerland","institution_ids":["https://openalex.org/I135218257"]},{"raw_affiliation_string":"CSEM, Neuch\u00e2tel, Switzerland","institution_ids":["https://openalex.org/I135218257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059817571","display_name":"J. Gautier","orcid":null},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J. Gautier","raw_affiliation_strings":["CEA-LETI, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEA-LETI, Grenoble, France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020755112","display_name":"Chris Heer","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"C. Heer","raw_affiliation_strings":["Infineon Technologies, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057554410","display_name":"Ian O\u2019Connor","orcid":"https://orcid.org/0000-0002-6238-9600"},"institutions":[{"id":"https://openalex.org/I112936343","display_name":"\u00c9cole Centrale de Lyon","ror":"https://ror.org/05s6rge65","country_code":"FR","type":"education","lineage":["https://openalex.org/I112936343","https://openalex.org/I203339264"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"I. O'Connor","raw_affiliation_strings":["Ecole centrale de Lyon, Lyon, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole centrale de Lyon, Lyon, France","institution_ids":["https://openalex.org/I112936343"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017567485","display_name":"Ulf Schlichtmann","orcid":"https://orcid.org/0000-0003-4431-7619"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"U. Schlichtmann","raw_affiliation_strings":["Technical University of Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"656","last_page":"661 Vol.1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.6478332281112671},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6313304305076599},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.621787428855896},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5871866941452026},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5725418925285339},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5685921907424927},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.532698392868042},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4965060353279114},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.49518242478370667},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4754200577735901},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4710162878036499},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3472197353839874},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28303223848342896},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.21157681941986084},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12031576037406921}],"concepts":[{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.6478332281112671},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6313304305076599},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.621787428855896},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5871866941452026},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5725418925285339},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5685921907424927},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.532698392868042},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4965060353279114},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49518242478370667},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4754200577735901},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4710162878036499},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3472197353839874},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28303223848342896},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.21157681941986084},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12031576037406921},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268919","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268919","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.800000011920929,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2097065626","https://openalex.org/W2102757908","https://openalex.org/W2111900663","https://openalex.org/W2128341608","https://openalex.org/W2165072326","https://openalex.org/W2752885492","https://openalex.org/W4235331188","https://openalex.org/W4252133634"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2580743037","https://openalex.org/W2142702094","https://openalex.org/W2098419840","https://openalex.org/W2167525841","https://openalex.org/W2152533674","https://openalex.org/W3023368799","https://openalex.org/W2526300902","https://openalex.org/W2965791759","https://openalex.org/W2074886140"],"abstract_inverted_index":{"For":[0],"extremely":[1],"low-power":[2],"logic,":[3],"three":[4],"very":[5],"new":[6],"and":[7,19,57],"promising":[8],"techniques":[9],"will":[10,44],"be":[11,37,46],"described.":[12],"The":[13],"first":[14],"are":[15],"methods":[16],"on":[17],"circuit":[18],"system":[20],"level":[21],"for":[22],"reduced":[23],"supply":[24],"voltages.":[25],"In":[26],"large":[27],"logic":[28],"blocks,":[29],"interconnect":[30],"becomes":[31],"a":[32,49],"main":[33],"issue,":[34],"that":[35],"could":[36],"solved":[38],"by":[39],"on-chip":[40],"optical":[41],"interconnect.":[42],"Nano-devices":[43],"also":[45],"presented,":[47],"as":[48],"possibility":[50],"to":[51,59],"compute":[52],"with":[53],"nearly":[54],"zero":[55],"power,":[56],"compared":[58],"future":[60],"10":[61],"nanometers":[62],"transistors.":[63]},"counts_by_year":[],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}