{"id":"https://openalex.org/W4238577093","doi":"https://doi.org/10.1109/date.2004.1268911","title":"Fast, layout-inclusive analog circuit synthesis using pre-compiled parasitic-aware symbolic performance models","display_name":"Fast, layout-inclusive analog circuit synthesis using pre-compiled parasitic-aware symbolic performance models","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4238577093","doi":"https://doi.org/10.1109/date.2004.1268911"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268911","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078510377","display_name":"M. Ranjan","orcid":"https://orcid.org/0000-0002-5341-9783"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Ranjan","raw_affiliation_strings":["Department of ECECS, University of Cincinnati, Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECECS, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047055191","display_name":"Wim Verhaegen","orcid":null},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"W. Verhaegen","raw_affiliation_strings":["Department of EE, ESAT-MICAS, Katholieke Universiteit Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of EE, ESAT-MICAS, Katholieke Universiteit Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091609101","display_name":"Anu Agarwal","orcid":"https://orcid.org/0000-0001-5264-1123"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Agarwal","raw_affiliation_strings":["Department of ECECS, University of Cincinnati, Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECECS, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006162532","display_name":"H. Sampath","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Sampath","raw_affiliation_strings":["Department of ECECS, University of Cincinnati, Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECECS, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040975645","display_name":"Ranga Vemuri","orcid":"https://orcid.org/0000-0002-4903-2746"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Vemuri","raw_affiliation_strings":["Department of ECECS, University of Cincinnati, Cincinnati, OH, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECECS, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029270525","display_name":"Georges Gielen","orcid":"https://orcid.org/0000-0002-4061-9428"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"G. Gielen","raw_affiliation_strings":["Department of EE, ESAT-MICAS, Katholieke Universiteit Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of EE, ESAT-MICAS, Katholieke Universiteit Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5078510377"],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":3.0557,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.907321,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"604","last_page":"609"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7419275641441345},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.7233575582504272},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4359915852546692},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3892168402671814},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37836018204689026},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32150018215179443},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23694702982902527},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11692005395889282}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7419275641441345},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.7233575582504272},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4359915852546692},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3892168402671814},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37836018204689026},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32150018215179443},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23694702982902527},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11692005395889282},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268911","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/10","score":0.7200000286102295,"display_name":"Reduced inequalities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W190668784","https://openalex.org/W1565462788","https://openalex.org/W1566916904","https://openalex.org/W1924227955","https://openalex.org/W2116394695","https://openalex.org/W2122919983","https://openalex.org/W2123531174","https://openalex.org/W2141776905","https://openalex.org/W2163565880","https://openalex.org/W2165666706","https://openalex.org/W4230144696","https://openalex.org/W4232782792","https://openalex.org/W4242427575","https://openalex.org/W4244194021","https://openalex.org/W4251262983","https://openalex.org/W6607758011","https://openalex.org/W6680847180"],"related_works":["https://openalex.org/W2051058708","https://openalex.org/W1494268238","https://openalex.org/W154868527","https://openalex.org/W1983207144","https://openalex.org/W2490706771","https://openalex.org/W2480116122","https://openalex.org/W4255576661","https://openalex.org/W3097018712","https://openalex.org/W2997143235","https://openalex.org/W3204804334"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2],"new":[3],"methodology":[4,83,95],"for":[5,98],"fast":[6],"analog":[7],"circuit":[8],"synthesis,":[9],"based":[10],"on":[11],"the":[12,24,67,74,81,99],"use":[13],"of":[14,73,101],"parameterized":[15,35],"layout":[16,28,37,63],"generators":[17],"and":[18,71,103,105],"symbolic":[19],"performance":[20,40,111],"models":[21],"(SPMs)":[22],"in":[23,66],"synthesis":[25,91,100],"loop.":[26],"Fast":[27,39],"generation":[29],"is":[30,42,96,106],"achieved":[31,43],"by":[32,44,87],"using":[33,45],"efficient":[34,50],"procedural":[36],"generators.":[38],"estimation":[41],"pre-compiled":[46],"SPMs,":[47],"stored":[48],"as":[49,78,80],"DDD-like":[51],"structures":[52],"called":[53],"element":[54],"coefficient":[55],"diagrams.":[56],"Techniques":[57],"have":[58,84],"been":[59,85],"developed":[60],"to":[61,89,108],"include":[62],"geometry":[64],"effects":[65],"SPMs.":[68],"The":[69,93],"accuracy":[70],"efficiency":[72],"parasitic":[75],"inclusion":[76],"technique":[77],"well":[79],"proposed":[82,94],"demonstrated":[86,107],"comparisons":[88],"traditional":[90],"methods.":[92],"used":[97],"opamps":[102],"filters":[104],"achieve":[109],"effective":[110],"closure.":[112]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}