{"id":"https://openalex.org/W4230863216","doi":"https://doi.org/10.1109/date.2004.1268906","title":"Extraction of schematic array models for memory circuits","display_name":"Extraction of schematic array models for memory circuits","publication_year":2004,"publication_date":"2004-05-25","ids":{"openalex":"https://openalex.org/W4230863216","doi":"https://doi.org/10.1109/date.2004.1268906"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268906","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268906","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029247402","display_name":"S. Bose","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Bose","raw_affiliation_strings":["Intel Corporatyion, Test Technology Group, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporatyion, Test Technology Group, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007521564","display_name":"A. Nandi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Nandi","raw_affiliation_strings":["Intel Corporatyion, Test Technology Group, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporatyion, Test Technology Group, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":null,"first_page":"570","last_page":"575"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.83620285987854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7432089447975159},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.5237246155738831},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.48020538687705994},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47305479645729065},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44691452383995056},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.43037086725234985},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4150877594947815},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4118436574935913},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40659457445144653},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3477860689163208},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33422860503196716},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.14645975828170776},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12087854743003845},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11464843153953552},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09492334723472595}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.83620285987854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7432089447975159},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.5237246155738831},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.48020538687705994},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47305479645729065},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44691452383995056},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.43037086725234985},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4150877594947815},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4118436574935913},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40659457445144653},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3477860689163208},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33422860503196716},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.14645975828170776},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12087854743003845},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11464843153953552},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09492334723472595},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268906","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268906","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1782593534","https://openalex.org/W1972403558","https://openalex.org/W1992166784","https://openalex.org/W2057301315","https://openalex.org/W2106695788","https://openalex.org/W2139691310"],"related_works":["https://openalex.org/W3154683910","https://openalex.org/W1846734616","https://openalex.org/W2359532622","https://openalex.org/W3134543635","https://openalex.org/W2921318524","https://openalex.org/W2377571686","https://openalex.org/W4380988671","https://openalex.org/W2130754836","https://openalex.org/W1925657225","https://openalex.org/W2288239609"],"abstract_inverted_index":{"The":[0],"modeling":[1,48,101],"and":[2,66,93,124],"simulation":[3],"of":[4,71,88,116,119],"memory":[5,34,60,109],"circuits":[6,80],"remains":[7],"an":[8,117],"outstanding":[9],"problem":[10],"when":[11,127],"accuracy":[12,102],"with":[13,32],"respect":[14],"to":[15,129],"the":[16,40,104,108,130],"actual":[17],"schematic":[18,37],"implementation":[19],"is":[20],"desired.":[21],"Functionally":[22],"equivalent":[23,131],"RTL":[24],"models":[25,38,98],"often":[26],"cannot":[27],"be":[28,44],"used":[29],"for":[30,39,46,90,103,121],"designs":[31],"embedded":[33],"blocks,":[35],"because":[36],"surrounding":[41,105],"logic":[42,123],"may":[43],"required":[45],"fault":[47,100,125],"accuracy.":[49],"Existing":[50],"methods":[51],"derive":[52],"a":[53,63,68],"latch":[54,64,132],"model":[55,78],"that":[56,77,84],"essentially":[57],"represents":[58],"each":[59],"location":[61],"as":[62,81],"primitive,":[65],"have":[67],"large":[69],"number":[70],"gates.":[72],"We":[73],"present":[74],"new":[75],"algorithms":[76],"such":[79],"decoded":[82],"arrays":[83],"access":[85],"entire":[86],"rows":[87],"cells":[89],"individual":[91],"read":[92],"write":[94],"operations.":[95],"Decoded":[96],"array":[97],"allow":[99],"logic,":[106],"including":[107],"address":[110],"decoder.":[111],"Experimental":[112],"data":[113],"show":[114],"improvements":[115],"order":[118],"magnitude":[120],"both":[122],"simulations,":[126],"compared":[128],"model.":[133]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}