{"id":"https://openalex.org/W4252583823","doi":"https://doi.org/10.1109/date.2004.1268903","title":"A new optimized implementation of the SystemC engine using acyclic scheduling","display_name":"A new optimized implementation of the SystemC engine using acyclic scheduling","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4252583823","doi":"https://doi.org/10.1109/date.2004.1268903"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268903","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022257192","display_name":"D.G. Perez","orcid":null},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I4210144804","display_name":"Laboratoire de Recherche en Informatique","ror":"https://ror.org/04e3ktk27","country_code":"FR","type":"facility","lineage":["https://openalex.org/I102197404","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I4210144804","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"D.G. Perez","raw_affiliation_strings":["ALCHEMY INRIA Futurs & LRI, Paris South University, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ALCHEMY INRIA Futurs & LRI, Paris South University, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I4210144804"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069099933","display_name":"Gilles Mouchard","orcid":null},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I4210085861","display_name":"Laboratoire d'Int\u00e9gration des Syst\u00e8mes et des Technologies","ror":"https://ror.org/000dbcc61","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I277688954","https://openalex.org/I4210085861","https://openalex.org/I4210117989"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"G. Mouchard","raw_affiliation_strings":["CEA LIST, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEA LIST, France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I4210085861"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061212788","display_name":"O. Temam","orcid":null},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I4210144804","display_name":"Laboratoire de Recherche en Informatique","ror":"https://ror.org/04e3ktk27","country_code":"FR","type":"facility","lineage":["https://openalex.org/I102197404","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I4210144804","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"O. Temam","raw_affiliation_strings":["ALCHEMY INRIA Futurs & LRI, Paris South University, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ALCHEMY INRIA Futurs & LRI, Paris South University, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I4210144804"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"552","last_page":"557"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9788774251937866},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8367174863815308},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.6388440728187561},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5890361666679382},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5493568181991577},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5469796657562256},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.44274261593818665},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4177163243293762},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4098376929759979},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3485422730445862},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2566562294960022},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15719696879386902}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9788774251937866},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8367174863815308},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.6388440728187561},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5890361666679382},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5493568181991577},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5469796657562256},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.44274261593818665},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4177163243293762},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4098376929759979},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3485422730445862},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2566562294960022},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15719696879386902},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268903","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1511767486","https://openalex.org/W1606821565","https://openalex.org/W2111553158","https://openalex.org/W2114812767","https://openalex.org/W2117184662","https://openalex.org/W2118382442","https://openalex.org/W6636348345","https://openalex.org/W6677607395"],"related_works":["https://openalex.org/W2170029576","https://openalex.org/W2544073398","https://openalex.org/W1831349210","https://openalex.org/W2548514518","https://openalex.org/W2106574988","https://openalex.org/W2790192245","https://openalex.org/W2802530065","https://openalex.org/W1996984607","https://openalex.org/W4248746722","https://openalex.org/W2537443402"],"abstract_inverted_index":{"SystemC":[0,36,88,106,109,127,148,166,176],"is":[1,26,47,64,111,132],"rapidly":[2],"gaining":[3],"wide":[4],"acceptance":[5],"as":[6,68],"a":[7,28,65,86,99,160,191],"simulation":[8,58,69],"framework":[9,37,53],"for":[10,113,117,136],"SoC":[11],"and":[12,21,116,150,156,170],"embedded":[13],"processors.":[14],"While":[15],"its":[16],"main":[17],"assets":[18],"are":[19],"modularity":[20],"the":[22,32,35,45,52,75,118,123,126,147,152],"very":[23],"fact":[24],"it":[25,120],"becoming":[27],"de":[29],"facto":[30],"standard,":[31],"evolution":[33],"of":[34,77,101,125],"(from":[38],"version":[39,42],"0.9":[40],"to":[41,103],"2.0.1)":[43],"suggests":[44],"environment":[46],"particularly":[48],"geared":[49],"toward":[50],"increasing":[51],"functionalities":[54],"rather":[55],"than":[56,195],"improving":[57,151],"speed.":[59],"For":[60],"cycle-level":[61,114],"simulation,":[62],"speed":[63,95,142],"critical":[66],"factor":[67,100],"can":[70,94],"be":[71],"extremely":[72],"slow,":[73],"affecting":[74],"extent":[76],"design":[78],"space":[79],"exploration.":[80],"In":[81],"this":[82],"article,":[83],"we":[84],"present":[85],"fast":[87],"engine":[89,110,149],"that,":[90],"in":[91,196],"our":[92,179],"experience,":[93],"up":[96],"simulations":[97],"by":[98,144,158],"1.93":[102],"3.56":[104],"over":[105],"2.0.1.":[107],"This":[108],"designed":[112],"simulators":[115],"moment,":[119],"only":[121],"supports":[122],"subset":[124],"syntax":[128],"(signals,":[129],"methods)":[130],"that":[131],"most":[133],"often":[134],"used":[135],"such":[137],"simulators.":[138],"We":[139],"achieved":[140],"greater":[141],"(1)":[143],"completely":[145],"rewriting":[146],"implementation":[153],"software":[154],"engineering,":[155],"(2)":[157],"proposing":[159],"new":[161],"scheduling":[162,168,173,193,199],"technique,":[163],"intermediate":[164],"between":[165],"dynamic":[167,177],"technique":[169,180],"existing":[171,197],"static":[172,198],"schemes.":[174],"Unlike":[175],"scheduling,":[178],"removes":[181],"many":[182],"if":[183],"not":[184],"all":[185],"useless":[186],"process":[187],"wake-ups,":[188],"while":[189],"using":[190],"simpler":[192],"algorithm":[194],"techniques.":[200]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}