{"id":"https://openalex.org/W4253188159","doi":"https://doi.org/10.1109/date.2004.1268902","title":"A SystemC-based verification methodology for complex wireless software IP","display_name":"A SystemC-based verification methodology for complex wireless software IP","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4253188159","doi":"https://doi.org/10.1109/date.2004.1268902"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268902","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268902","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044941254","display_name":"G. Post","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Post","raw_affiliation_strings":["Solutions Group, Synopsys, Inc., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Solutions Group, Synopsys, Inc., USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091629955","display_name":"P.K. Venkataraghavan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.K. Venkataraghavan","raw_affiliation_strings":["Solutions Group, Synopsys, Inc., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Solutions Group, Synopsys, Inc., USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071123280","display_name":"T. Ray","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Ray","raw_affiliation_strings":["Solutions Group, Synopsys, Inc., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Solutions Group, Synopsys, Inc., USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089348020","display_name":"D.R. Seetharaman","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.R. Seetharaman","raw_affiliation_strings":["Solutions Group, Synopsys, Inc., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Solutions Group, Synopsys, Inc., USA","institution_ids":["https://openalex.org/I4210088951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.354,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58123249,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"544","last_page":"550"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8673959970474243},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7685104608535767},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6637555956840515},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5371087193489075},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5359722971916199},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.45602768659591675},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.4547653794288635},{"id":"https://openalex.org/keywords/embedded-software","display_name":"Embedded software","score":0.4206105172634125},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.41971555352211},{"id":"https://openalex.org/keywords/verification-and-validation","display_name":"Verification and validation","score":0.4172949194908142},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33627721667289734},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.3148570656776428},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2308855652809143},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10944411158561707}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8673959970474243},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7685104608535767},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6637555956840515},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5371087193489075},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5359722971916199},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.45602768659591675},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.4547653794288635},{"id":"https://openalex.org/C154488198","wikidata":"https://www.wikidata.org/wiki/Q1335007","display_name":"Embedded software","level":3,"score":0.4206105172634125},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.41971555352211},{"id":"https://openalex.org/C48002344","wikidata":"https://www.wikidata.org/wiki/Q2919644","display_name":"Verification and validation","level":2,"score":0.4172949194908142},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33627721667289734},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.3148570656776428},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2308855652809143},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10944411158561707},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268902","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268902","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1511767486","https://openalex.org/W2111553158","https://openalex.org/W2114812767","https://openalex.org/W2117184662","https://openalex.org/W2118382442","https://openalex.org/W6677607395"],"related_works":["https://openalex.org/W2103686345","https://openalex.org/W3211062188","https://openalex.org/W4243601879","https://openalex.org/W2151046966","https://openalex.org/W2392362176","https://openalex.org/W2343496192","https://openalex.org/W2149330497","https://openalex.org/W4244791789","https://openalex.org/W2487553212","https://openalex.org/W2519494213"],"abstract_inverted_index":{"The":[0,82],"implementation":[1,61],"of":[2,40,45,48,85],"a":[3,18,58,66,128],"complex":[4,11],"hardware":[5,53,87,119],"intellectual":[6],"property":[7],"(IP)":[8],"together":[9],"with":[10,72,93],"lower-level":[12],"software":[13,32,77,89],"and":[14,27,35,52,62,79,88,95,118],"the":[15,25,38,41,113,122],"integration":[16],"into":[17],"system":[19],"platform":[20],"poses":[21],"tough":[22],"challenges":[23],"to":[24,121],"design":[26,78,94],"verification":[28,63,96],"engineers.":[29],"Traditionally,":[30],"embedded":[31],"is":[33,70,90,105],"developed":[34],"tested":[36],"towards":[37],"end":[39],"development":[42],"cycle":[43],"because":[44],"late":[46],"availability":[47],"lab":[49],"prototype":[50],"equipment":[51],"IP.":[54],"In":[55],"this":[56],"paper,":[57],"\"software-centric\"":[59],"hardware/software":[60],"methodology":[64],"for":[65],"3G":[67,86],"WCDMA":[68],"modem":[69],"presented,":[71],"emphasis":[73],"on":[74,127],"physical":[75],"layer":[76],"early":[80],"verification.":[81],"subsystem":[83],"architecture":[84],"presented":[91],"along":[92],"steps":[97],"carried":[98],"out.":[99],"A":[100],"versatile":[101],"SystemC-based":[102],"test":[103,109],"environment":[104],"described,":[106],"which":[107],"links":[108],"case":[110],"modules":[111],"producing":[112],"stimuli":[114],"from":[115],"protocol":[116],"stack":[117],"components":[120],"L1":[123],"SW":[124],"code,":[125],"executed":[126],"instruction":[129],"set":[130],"simulator.":[131]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}