{"id":"https://openalex.org/W4246985539","doi":"https://doi.org/10.1109/date.2004.1268893","title":"Configuration-sensitive process scheduling for FPGA-based computing platforms","display_name":"Configuration-sensitive process scheduling for FPGA-based computing platforms","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4246985539","doi":"https://doi.org/10.1109/date.2004.1268893"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268893","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078385740","display_name":"Guanren Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Chen","raw_affiliation_strings":["Department of Computer Science & Engineering, Pennsylvania State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022729402","display_name":"M. Kandemir","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Kandemir","raw_affiliation_strings":["Department of Computer Science & Engineering, Pennsylvania State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056767946","display_name":"U. Sezer","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"U. Sezer","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Wisconsin, Madison, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"33","issue":null,"first_page":"486","last_page":"493"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8312934637069702},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6649832129478455},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5774874687194824},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.549638032913208},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.525732159614563},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5148398280143738},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45915594696998596},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41278672218322754},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38281720876693726},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36413079500198364},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2861012816429138},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08451595902442932}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8312934637069702},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6649832129478455},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5774874687194824},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.549638032913208},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.525732159614563},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5148398280143738},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45915594696998596},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41278672218322754},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38281720876693726},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36413079500198364},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2861012816429138},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08451595902442932},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268893","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1480230076","https://openalex.org/W1497853975","https://openalex.org/W1516418247","https://openalex.org/W1573479597","https://openalex.org/W2090068045","https://openalex.org/W2110911638","https://openalex.org/W2112622629","https://openalex.org/W2115294662","https://openalex.org/W2160565804","https://openalex.org/W6672983842","https://openalex.org/W6676977138"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2126857316","https://openalex.org/W2152074211","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2113308450","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W2139962137"],"abstract_inverted_index":{"Reconfigurable":[0],"computing":[1,20],"has":[2],"become":[3],"an":[4],"important":[5],"part":[6],"of":[7,39,66],"research":[8,17],"in":[9],"software":[10],"systems":[11],"and":[12,24,56,105],"computer":[13],"architecture.":[14],"While":[15],"prior":[16],"on":[18,36,52],"reconfigurable":[19,67],"have":[21],"addressed":[22],"architectural":[23],"compilation/programming":[25],"aspects":[26],"to":[27,98],"some":[28],"extent,":[29],"there":[30],"is":[31,72,96],"still":[32],"not":[33],"much":[34,84],"consensus":[35],"what":[37],"kind":[38],"operating":[40],"system":[41],"(OS)":[42],"support":[43],"should":[44],"be":[45,61],"provided.":[46],"In":[47],"this":[48],"paper,":[49],"we":[50],"focus":[51],"OS":[53],"process":[54,70],"scheduler,":[55],"demonstrate":[57],"how":[58],"it":[59,77],"can":[60],"customized":[62],"considering":[63],"the":[64,79,93],"needs":[65],"hardware.":[68],"Our":[69,87],"scheduler":[71,95],"configuration":[73,82],"sensitive,":[74],"that":[75,92],"is,":[76],"reuses":[78],"current":[80],"FPGA":[81],"as":[83,85],"possible.":[86],"extensive":[88],"experimental":[89],"results":[90],"show":[91],"proposed":[94],"superior":[97],"classical":[99],"scheduling":[100],"algorithms":[101],"such":[102],"first-come-first-serve":[103],"(FCFS)":[104],"shortest":[106],"job":[107],"first":[108],"(SJF).":[109]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}