{"id":"https://openalex.org/W4248303983","doi":"https://doi.org/10.1109/date.2004.1268890","title":"Exploring logic block granularity for regular fabrics","display_name":"Exploring logic block granularity for regular fabrics","publication_year":2004,"publication_date":"2004-05-25","ids":{"openalex":"https://openalex.org/W4248303983","doi":"https://doi.org/10.1109/date.2004.1268890"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268890","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268890","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051301873","display_name":"A. Koorapaty","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Koorapaty","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054147201","display_name":"V. Kheterpal","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Kheterpal","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025907471","display_name":"P. Gopalakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Gopalakrishnan","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091367987","display_name":"Ming Quan Fu","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Fu","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035477725","display_name":"L. Pileggi","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Pileggi","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"468","last_page":"473"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10374","display_name":"Advanced Graph Theory Research","score":0.9211000204086304,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10374","display_name":"Advanced Graph Theory Research","score":0.9211000204086304,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10551","display_name":"Scheduling and Optimization Algorithms","score":0.9060999751091003,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.677719235420227},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.6726100444793701},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.6573910713195801},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6326683163642883},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.6311101913452148},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6005736589431763},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5953590869903564},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5722543001174927},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.571036696434021},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5650889873504639},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.562882661819458},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5420838594436646},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5405775904655457},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.48233553767204285},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4772760272026062},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.47460025548934937},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4606900215148926},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.45236772298812866},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4476347863674164},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3470226228237152},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29653429985046387},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.27848535776138306},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1819770634174347},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16521212458610535},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12458488345146179},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.12322932481765747},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09663617610931396}],"concepts":[{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.677719235420227},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.6726100444793701},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.6573910713195801},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6326683163642883},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.6311101913452148},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6005736589431763},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5953590869903564},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5722543001174927},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.571036696434021},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5650889873504639},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.562882661819458},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5420838594436646},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5405775904655457},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.48233553767204285},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4772760272026062},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.47460025548934937},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4606900215148926},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.45236772298812866},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4476347863674164},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3470226228237152},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29653429985046387},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27848535776138306},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1819770634174347},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16521212458610535},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12458488345146179},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.12322932481765747},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09663617610931396},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268890","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268890","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1570969114","https://openalex.org/W2045726766","https://openalex.org/W2105715355","https://openalex.org/W2116075993","https://openalex.org/W4245806610","https://openalex.org/W4252227487","https://openalex.org/W6662167024"],"related_works":["https://openalex.org/W2994343469","https://openalex.org/W3105918491","https://openalex.org/W1905312773","https://openalex.org/W2167086449","https://openalex.org/W2102777336","https://openalex.org/W2477544739","https://openalex.org/W4252227487","https://openalex.org/W2139569078","https://openalex.org/W2141429499","https://openalex.org/W4248303983"],"abstract_inverted_index":{"Driven":[0],"by":[1,89,116],"the":[2,24,95,120,185],"economics":[3],"of":[4,28,34,43,67,70,136,184],"design":[5],"and":[6,26,36,144,165,180],"manufacturing":[7],"nanoscale":[8],"integrated":[9],"circuits,":[10],"an":[11,68],"emphasis":[12],"is":[13,47],"being":[14],"placed":[15],"on":[16,65],"developing":[17],"new,":[18,157],"regular":[19],"logic":[20,72,97,138,162,186],"fabrics":[21],"that":[22,88,114,140],"leverage":[23],"regularity":[25],"programmability":[27],"FPGAs,":[29,130],"yet":[30],"deliver":[31],"a":[32,45,48,101,156,169],"level":[33],"performance":[35,111,179],"density":[37],"close":[38],"to":[39,54,113,146,168,189],"ASICs.":[40],"One":[41],"example":[42],"such":[44,124],"fabric":[46],"Via-Patterned":[49],"Gate":[50],"Array":[51],"(VPGA)":[52],"according":[53],"Pillegi":[55],"et":[56,78,84],"al.":[57],"(2002),":[58],"which":[59],"employs":[60],"ASIC":[61],"style":[62],"global":[63],"routing":[64],"top":[66],"array":[69],"patternable":[71],"blocks":[73,139],"(PLBs).":[74],"Previous":[75],"works":[76],"(Koorapaty":[77],"al.,":[79,85],"2003;":[80,82],"Koorapaty,":[81],"Pileggi":[83],"2003)":[86],"showed":[87],"employing":[90],"even":[91,148],"limited":[92],"heterogeneity":[93,125,143],"for":[94,123,129],"VPGA":[96],"blocks,":[98],"namely":[99],"combining":[100],"3-LUT":[102],"with":[103],"two":[104],"3-input":[105],"Nand":[106],"gates,":[107],"one":[108],"can":[109,132],"achieve":[110,147],"comparable":[112],"provided":[115],"standard":[117],"cells.":[118],"Since":[119],"area":[121],"cost":[122],"id":[126],"far":[127],"less":[128,170],"we":[131,154],"explore":[133],"new":[134],"configurations":[135],"via-configurable":[137],"offer":[141],"greater":[142],"granularity":[145],"higher":[149,178],"performance.":[150],"In":[151],"this":[152],"paper,":[153],"present":[155],"more":[158,181],"granular,":[159],"via-patterned":[160],"heterogeneous":[161,173],"block":[163],"architecture":[164],"compare":[166],"it":[167],"granular":[171],"LUT-based":[172],"PLB.":[174],"Our":[175],"results":[176],"show":[177],"effective":[182],"packing":[183],"functions":[187],"due":[188],"increased":[190],"granularity.":[191]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}