{"id":"https://openalex.org/W4241954507","doi":"https://doi.org/10.1109/date.2004.1268883","title":"Efficient modular testing of SoCs using dual-speed TAM architectures","display_name":"Efficient modular testing of SoCs using dual-speed TAM architectures","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4241954507","doi":"https://doi.org/10.1109/date.2004.1268883"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268883","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268883","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076005718","display_name":"A. Sehgal","orcid":null},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Sehgal","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Duke University, Durham, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Chakrabarty","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Duke University, Durham, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5076005718"],"corresponding_institution_ids":["https://openalex.org/I170897317"],"apc_list":null,"apc_paid":null,"fwci":1.7817,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.81879955,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"32","issue":null,"first_page":"422","last_page":"427"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6601064205169678},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6135628819465637},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5999943017959595},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5758969187736511},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5728030204772949},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.4567923843860626},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2984752058982849},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.19518762826919556},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.12320417165756226},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0816592276096344}],"concepts":[{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6601064205169678},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6135628819465637},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5999943017959595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5758969187736511},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5728030204772949},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.4567923843860626},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2984752058982849},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.19518762826919556},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.12320417165756226},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0816592276096344}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2004.1268883","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268883","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.3.7262","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.3.7262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.duke.edu/~krish/04c_4.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.75,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1596724070","https://openalex.org/W1832971077","https://openalex.org/W1884658820","https://openalex.org/W1914493487","https://openalex.org/W2103799547","https://openalex.org/W2104548962","https://openalex.org/W2151243068","https://openalex.org/W2151760281","https://openalex.org/W2162086806","https://openalex.org/W2165642910","https://openalex.org/W2170533364","https://openalex.org/W6675475057"],"related_works":["https://openalex.org/W2019887508","https://openalex.org/W2036806516","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2392009442","https://openalex.org/W2087695844","https://openalex.org/W2154106283","https://openalex.org/W2912613323","https://openalex.org/W2353292666","https://openalex.org/W2383044538"],"abstract_inverted_index":{"The":[0,53],"increasing":[1],"complexity":[2],"of":[3,12,29,55,76,149],"system-on-chip":[4],"(SOC)":[5],"integrated":[6],"circuits":[7],"has":[8],"spurred":[9],"the":[10,33,43,48,73,77,84,90,100,122,133,168],"development":[11],"versatile":[13],"automatic":[14],"test":[15,44,105,119,157,171],"equipment":[16],"(ATE)":[17],"that":[18,116,131,145],"can":[19,117],"simultaneously":[20],"drive":[21],"different":[22,25],"channels":[23,57,115],"at":[24,121],"data":[26,60,97,120,124],"rates.":[27],"Examples":[28],"such":[30],"ATEs":[31,150],"include":[32],"Agilent":[34],"93000":[35],"series":[36],"tester":[37,56,101],"based":[38],"on":[39,163],"port":[40,147],"scalability":[41,148],"and":[42,47,79,156],"processor-per-pin":[45],"architecture,":[46],"Tiger":[49],"system":[50],"from":[51],"Teradyne.":[52],"number":[54],"with":[58],"high":[59],"rates":[61,98],"may":[62],"be":[63],"constrained":[64],"in":[65],"practice":[66],"however":[67],"due":[68],"to":[69,151],"ATE":[70],"resource":[71],"limitations,":[72],"power":[74],"rating":[75],"SOC,":[78],"scan":[80],"frequency":[81],"limits":[82],"for":[83,99,142,167],"embedded":[85],"cores.":[86],"Therefore,":[87],"we":[88],"formulate":[89],"following":[91],"optimization":[92,144,166],"problem:":[93],"given":[94],"two":[95],"available":[96],"channels,":[102],"an":[103,127,138],"SOC-level":[104],"access":[106],"mechanism":[107],"(TAM)":[108],"width":[109],"W,":[110],"V":[111],"(V":[112],"<":[113],"W)":[114],"transport":[118],"higher":[123],"rate,":[125],"determine":[126],"SOC":[128,153,170],"TAM":[129,143,165],"architecture":[130],"minimizes":[132],"testing":[134,154],"time.":[135],"We":[136,159],"present":[137,160],"efficient":[139],"heuristic":[140],"algorithm":[141],"exploits":[146],"reduce":[152],"time":[155],"cost.":[158],"experimental":[161],"results":[162],"dual-speed":[164],"ITC'2002":[169],"benchmarks.":[172]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}