{"id":"https://openalex.org/W4231603221","doi":"https://doi.org/10.1109/date.2004.1268882","title":"Wrapper design for testing IP cores with multiple clock domains","display_name":"Wrapper design for testing IP cores with multiple clock domains","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4231603221","doi":"https://doi.org/10.1109/date.2004.1268882"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268882","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268882","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088556682","display_name":"Qiang Xu","orcid":"https://orcid.org/0000-0001-6747-126X"},"institutions":[{"id":"https://openalex.org/I98251732","display_name":"McMaster University","ror":"https://ror.org/02fa3aq29","country_code":"CA","type":"education","lineage":["https://openalex.org/I98251732"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Qiang Xu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McMaster University, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McMaster University, ONT, Canada","institution_ids":["https://openalex.org/I98251732"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063868405","display_name":"N. Nicolici","orcid":null},"institutions":[{"id":"https://openalex.org/I98251732","display_name":"McMaster University","ror":"https://ror.org/02fa3aq29","country_code":"CA","type":"education","lineage":["https://openalex.org/I98251732"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"N. Nicolici","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McMaster University, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McMaster University, ONT, Canada","institution_ids":["https://openalex.org/I98251732"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98251732"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"416","last_page":"421"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6650527119636536},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6593464612960815},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6521334648132324},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5805050730705261},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5759714245796204},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5523088574409485},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49102187156677246},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48266035318374634},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4669932425022125},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34442901611328125},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19321292638778687},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.15570992231369019}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6650527119636536},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6593464612960815},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6521334648132324},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5805050730705261},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5759714245796204},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5523088574409485},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49102187156677246},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48266035318374634},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4669932425022125},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34442901611328125},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19321292638778687},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.15570992231369019},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268882","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268882","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1885297255","https://openalex.org/W1905213452","https://openalex.org/W1915674790","https://openalex.org/W2130430551","https://openalex.org/W2155288938","https://openalex.org/W2170533364","https://openalex.org/W2170943189","https://openalex.org/W4238947463","https://openalex.org/W4246913510"],"related_works":["https://openalex.org/W2157191248","https://openalex.org/W2107525390","https://openalex.org/W2150046587","https://openalex.org/W2164493372","https://openalex.org/W2114980936","https://openalex.org/W4249526199","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2142405811","https://openalex.org/W2164349885"],"abstract_inverted_index":{"This":[0],"paper":[1],"addresses":[2],"the":[3,46,49],"testability":[4],"problems":[5],"raised":[6],"by":[7],"embedded":[8],"cores":[9],"with":[10,38],"multiple":[11],"clock":[12],"domains.":[13],"The":[14],"proposed":[15],"solution,":[16],"based":[17],"on":[18],"a":[19],"novel":[20],"core":[21],"wrapper":[22],"architecture,":[23],"shows":[24],"how":[25],"multi-frequency":[26],"at-speed":[27],"test":[28],"response":[29],"capture":[30],"can":[31],"be":[32],"achieved":[33],"using":[34],"low-speed":[35],"testers":[36],"synchronized":[37],"high-speed":[39],"on-chip":[40],"generated":[41],"clocks.":[42],"Using":[43],"experimental":[44],"data,":[45],"trade-offs":[47],"between":[48],"number":[50],"of":[51],"tester":[52],"channels,":[53],"testing":[54],"time,":[55],"area":[56],"overhead":[57],"and":[58],"power":[59],"dissipation":[60],"are":[61],"discussed.":[62]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}