{"id":"https://openalex.org/W4236936933","doi":"https://doi.org/10.1109/date.2004.1268877","title":"Modeling and validating globally asynchronous design in synchronous frameworks","display_name":"Modeling and validating globally asynchronous design in synchronous frameworks","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4236936933","doi":"https://doi.org/10.1109/date.2004.1268877"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268877","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268877","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101493818","display_name":"Mohammad Reza Mousavi","orcid":"https://orcid.org/0000-0002-4869-6794"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"M.R. Mousavi","raw_affiliation_strings":["Eindhovan University of Technology, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhovan University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051779450","display_name":"P. Le Guernic","orcid":null},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I4210133778","display_name":"Centre Inria de l'Universit\u00e9 de Rennes","ror":"https://ror.org/04040yw90","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210133778"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Le Guernic","raw_affiliation_strings":["INRIA/IRISA, Rennes, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INRIA/IRISA, Rennes, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I2802519937","https://openalex.org/I4210133778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025247953","display_name":"J.-P. Talpin","orcid":null},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I4210133778","display_name":"Centre Inria de l'Universit\u00e9 de Rennes","ror":"https://ror.org/04040yw90","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210133778"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J.-P. Talpin","raw_affiliation_strings":["INRIA/IRISA, Rennes, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INRIA/IRISA, Rennes, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I2802519937","https://openalex.org/I4210133778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080826788","display_name":"S.K. Shukla","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.K. Shukla","raw_affiliation_strings":["Virginia Polytechnic Institute and State University, Blacksburg, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virginia Polytechnic Institute and State University, Blacksburg, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026760188","display_name":"Twan Basten","orcid":"https://orcid.org/0000-0002-2274-7274"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"T. Basten","raw_affiliation_strings":["Eindhovan University of Technology, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhovan University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"384","last_page":"389"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9207000136375427,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9207000136375427,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.9042287468910217},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7892624139785767},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5034419894218445},{"id":"https://openalex.org/keywords/model-transformation","display_name":"Model transformation","score":0.4584609270095825},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.45378515124320984},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4514457583427429},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.4437124729156494},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4168049991130829},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.41545599699020386},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.41432851552963257},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33205360174179077},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15675336122512817},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.15271946787834167},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09897983074188232},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07158491015434265}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.9042287468910217},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7892624139785767},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5034419894218445},{"id":"https://openalex.org/C2779791154","wikidata":"https://www.wikidata.org/wiki/Q258040","display_name":"Model transformation","level":3,"score":0.4584609270095825},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.45378515124320984},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4514457583427429},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.4437124729156494},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4168049991130829},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.41545599699020386},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.41432851552963257},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33205360174179077},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15675336122512817},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.15271946787834167},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09897983074188232},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07158491015434265},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C2776436953","wikidata":"https://www.wikidata.org/wiki/Q5163215","display_name":"Consistency (knowledge bases)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/date.2004.1268877","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268877","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/48198a93-7dd8-4a6b-8071-1ea542a52e4d","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/48198a93-7dd8-4a6b-8071-1ea542a52e4d","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:tue:oai:pure.tue.nl:publications/48198a93-7dd8-4a6b-8071-1ea542a52e4d","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/48198a93-7dd8-4a6b-8071-1ea542a52e4d","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"7th Design, Automation and Test in Europe Conference and Exposition (DATE 04, Paris, France, February 18-20, 2004), 1, 384 - 389","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1210684466","https://openalex.org/W1505190576","https://openalex.org/W1524666448","https://openalex.org/W1527796461","https://openalex.org/W1855459128","https://openalex.org/W2028124681","https://openalex.org/W2031381504","https://openalex.org/W2045465854","https://openalex.org/W2061932182","https://openalex.org/W2100471460","https://openalex.org/W2119355229","https://openalex.org/W2533996814","https://openalex.org/W4385468667","https://openalex.org/W6628029015","https://openalex.org/W6630177357","https://openalex.org/W6631525226","https://openalex.org/W6657422145","https://openalex.org/W6661735313"],"related_works":["https://openalex.org/W1993985975","https://openalex.org/W2093992207","https://openalex.org/W4312516786","https://openalex.org/W2089881199","https://openalex.org/W2019614288","https://openalex.org/W2120480196","https://openalex.org/W2129978639","https://openalex.org/W3094139610","https://openalex.org/W2362759320","https://openalex.org/W1968719094"],"abstract_inverted_index":{"We":[0],"lay":[1],"a":[2,12,42,52,78],"foundation":[3],"for":[4],"modeling":[5],"and":[6,30,73,83],"validation":[7],"of":[8,23,41,45,63,93],"asynchronous":[9,25,88],"designs":[10],"in":[11,77,97],"multi-clock":[13,55],"synchronous":[14,28,49,54,80,99],"programming":[15],"model.":[16],"This":[17],"allows":[18],"us":[19],"to":[20,67,71],"study":[21],"properties":[22,92],"globally":[24],"systems":[26,76],"using":[27],"simulation":[29],"model-checking":[31],"toolkits.":[32],"Our":[33],"approach":[34],"can":[35],"be":[36],"summarized":[37],"as":[38],"automatic":[39],"transformation":[40],"design":[43,81],"consisting":[44],"two":[46],"asynchronously":[47],"composed":[48],"components":[50],"into":[51],"fully":[53,79],"model":[56,72],"preserving":[57,90],"behavioral":[58],"equivalence.":[59],"The":[60],"ultimate":[61],"goal":[62],"this":[64],"research":[65],"is":[66],"provide":[68],"the":[69,94,98],"ability":[70],"build":[74],"GALS":[75],"framework":[82],"deploy":[84],"it":[85],"on":[86],"an":[87],"network":[89],"all":[91],"system":[95],"proven":[96],"framework.":[100]},"counts_by_year":[],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}