{"id":"https://openalex.org/W4239918047","doi":"https://doi.org/10.1109/date.2004.1268870","title":"System design using Khan process networks: the Compaan/Laura approach","display_name":"System design using Khan process networks: the Compaan/Laura approach","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4239918047","doi":"https://doi.org/10.1109/date.2004.1268870"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268870","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024603788","display_name":"Todor Stefanov","orcid":"https://orcid.org/0000-0001-6006-9366"},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"T. Stefanov","raw_affiliation_strings":["Leiden Embedded Research Center, Leiden University, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Leiden Embedded Research Center, Leiden University, The Netherlands","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074964155","display_name":"Claudiu Zissulescu","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"C. Zissulescu","raw_affiliation_strings":["Leiden Embedded Research Center, Leiden University, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Leiden Embedded Research Center, Leiden University, The Netherlands","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039324098","display_name":"Alexandru Turjan","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"A. Turjan","raw_affiliation_strings":["Leiden Embedded Research Center, Leiden University, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Leiden Embedded Research Center, Leiden University, The Netherlands","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064339872","display_name":"Bart Kienhuis","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"B. Kienhuis","raw_affiliation_strings":["Leiden Embedded Research Center, Leiden University, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Leiden Embedded Research Center, Leiden University, The Netherlands","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056710172","display_name":"E. Deprette","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"E. Deprette","raw_affiliation_strings":["Leiden Embedded Res. Center, Leiden Univ., Netherlands"],"affiliations":[{"raw_affiliation_string":"Leiden Embedded Res. Center, Leiden Univ., Netherlands","institution_ids":["https://openalex.org/I121797337"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5024603788"],"corresponding_institution_ids":["https://openalex.org/I121797337"],"apc_list":null,"apc_paid":null,"fwci":4.8362,"has_fulltext":false,"cited_by_count":57,"citation_normalized_percentile":{"value":0.96602492,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"340","last_page":"345"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8078348636627197},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6390453577041626},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5817582011222839},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.566383957862854},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5445359945297241},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5425679087638855},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.5424367785453796},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.507881224155426},{"id":"https://openalex.org/keywords/jpeg","display_name":"JPEG","score":0.48698171973228455},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4187052845954895},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.41360044479370117},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.345095157623291},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17185643315315247},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16462582349777222},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12884968519210815},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.11717832088470459}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8078348636627197},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6390453577041626},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5817582011222839},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.566383957862854},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5445359945297241},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5425679087638855},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.5424367785453796},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.507881224155426},{"id":"https://openalex.org/C198751489","wikidata":"https://www.wikidata.org/wiki/Q2195","display_name":"JPEG","level":3,"score":0.48698171973228455},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4187052845954895},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.41360044479370117},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.345095157623291},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17185643315315247},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16462582349777222},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12884968519210815},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.11717832088470459},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268870","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334893","display_name":"Stichting voor de Technische Wetenschappen","ror":"https://ror.org/057tq3593"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W112111737","https://openalex.org/W1499156209","https://openalex.org/W1550689936","https://openalex.org/W1597755753","https://openalex.org/W1633843876","https://openalex.org/W1948374296","https://openalex.org/W1974169079","https://openalex.org/W1989435461","https://openalex.org/W2048167605","https://openalex.org/W2099097486","https://openalex.org/W2112432448","https://openalex.org/W2127044011","https://openalex.org/W2147680600","https://openalex.org/W2589217375","https://openalex.org/W3144238369","https://openalex.org/W4214520908","https://openalex.org/W4237820378","https://openalex.org/W4245669254","https://openalex.org/W4249517846","https://openalex.org/W6604566129","https://openalex.org/W6635964534","https://openalex.org/W6793301430"],"related_works":["https://openalex.org/W2043132862","https://openalex.org/W2350263934","https://openalex.org/W2352017551","https://openalex.org/W2371841116","https://openalex.org/W2141556219","https://openalex.org/W4308216800","https://openalex.org/W2350861609","https://openalex.org/W2363310833","https://openalex.org/W2024198963","https://openalex.org/W2094593866"],"abstract_inverted_index":{"New":[0],"emerging":[1],"embedded":[2],"system":[3,59],"platforms":[4,33],"in":[5,34,77],"the":[6,25,44,106],"realm":[7],"of":[8,17,24,47,96],"high-throughput":[9],"multimedia,":[10],"imaging,":[11],"and":[12,20,37,88,99],"signal":[13],"processing":[14],"will":[15],"consist":[16],"multiple":[18],"microprocessors":[19],"reconfigurable":[21],"components.":[22],"One":[23],"major":[26],"problems":[27],"is":[28,109],"how":[29,72,105],"to":[30,42,66],"program":[31],"these":[32,51],"a":[35,79,92,97,112],"systematic":[36],"automated":[38],"way":[39],"so":[40],"as":[41,62],"satisfy":[43],"performance":[45],"need":[46],"applications":[48],"executed":[49],"on":[50,111],"platforms.":[52],"In":[53],"this":[54,67],"paper,":[55],"we":[56,103],"present":[57],"our":[58],"design":[60],"approach":[61,108],"an":[63,74,100,116],"efficient":[64],"solution":[65],"programming":[68],"problem.":[69],"We":[70],"show":[71],"for":[73],"application":[75],"written":[76],"Matlab,":[78],"Kahn":[80],"process":[81],"network":[82],"specification":[83],"can":[84],"automatically":[85],"be":[86],"derived":[87],"systematically":[89],"mapped":[90],"onto":[91],"target":[93],"platform":[94],"composed":[95],"microprocessor":[98],"FPGA.":[101],"Furthermore,":[102],"illustrate":[104],"mapping":[107],"applied":[110],"real-life":[113],"example,":[114],"namely":[115],"M-JPEG":[117],"encoder.":[118]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}