{"id":"https://openalex.org/W4231098049","doi":"https://doi.org/10.1109/date.2004.1268856","title":"A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation","display_name":"A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4231098049","doi":"https://doi.org/10.1109/date.2004.1268856"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268856","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268856","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084035144","display_name":"Kris Tiri","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Tiri","raw_affiliation_strings":["Electrical Engineering Department, University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082347771","display_name":"Ingrid Verbauwhede","orcid":"https://orcid.org/0000-0002-0879-076X"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. Verbauwhede","raw_affiliation_strings":["Electrical Engineering Department, University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":469,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"246","last_page":"251"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.876948356628418},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8261877298355103},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7057135105133057},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6955816149711609},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.69425368309021},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.595465898513794},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4983844757080078},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4604339003562927},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4574818015098572},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44063708186149597},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4150035083293915},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.38563764095306396},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3601369261741638},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3307555317878723},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.16571450233459473},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12758666276931763},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.06517311930656433}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.876948356628418},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8261877298355103},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7057135105133057},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6955816149711609},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.69425368309021},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.595465898513794},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4983844757080078},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4604339003562927},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4574818015098572},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44063708186149597},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4150035083293915},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.38563764095306396},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3601369261741638},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3307555317878723},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.16571450233459473},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12758666276931763},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.06517311930656433},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2004.1268856","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268856","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:lirias2repo.kuleuven.be:20.500.12942/747199","is_oa":false,"landing_page_url":"https://lirias.kuleuven.be/handle/20.500.12942/747199","pdf_url":null,"source":{"id":"https://openalex.org/S7407055369","display_name":"Lirias","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"DATE 2004, FRANCE, Paris, 16-20 February 2004","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1602420333","https://openalex.org/W2099724084","https://openalex.org/W2145771994","https://openalex.org/W2154909745","https://openalex.org/W4246957851","https://openalex.org/W4254174266","https://openalex.org/W6635937959","https://openalex.org/W6674922785"],"related_works":["https://openalex.org/W2889102485","https://openalex.org/W2388299947","https://openalex.org/W4385831984","https://openalex.org/W3047211184","https://openalex.org/W2070693700","https://openalex.org/W2134697552","https://openalex.org/W2922751745","https://openalex.org/W2365114398","https://openalex.org/W2035113414","https://openalex.org/W2243815476"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,9,22,46,55],"novel":[4],"design":[5,30],"methodology":[6,16],"to":[7,38,48],"implement":[8],"secure":[10],"DPA":[11],"resistant":[12],"crypto":[13],"processor.":[14],"The":[15,32],"is":[17],"suitable":[18],"for":[19],"integration":[20],"in":[21,59],"common":[23],"automated":[24],"standard":[25,35,42],"cell":[26],"ASIC":[27],"or":[28],"FPGA":[29],"flow.":[31],"technique":[33],"combines":[34],"building":[36],"blocks":[37],"make":[39],"'new'":[40],"compound":[41],"cells,":[43],"which":[44],"have":[45],"close":[47],"constant":[49],"power":[50,61],"consumption.":[51],"Experimental":[52],"results":[53],"indicate":[54],"50":[56],"times":[57],"reduction":[58],"the":[60],"consumption":[62],"fluctuations.":[63]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":13},{"year":2024,"cited_by_count":17},{"year":2023,"cited_by_count":29},{"year":2022,"cited_by_count":17},{"year":2021,"cited_by_count":22},{"year":2020,"cited_by_count":31},{"year":2019,"cited_by_count":25},{"year":2018,"cited_by_count":24},{"year":2017,"cited_by_count":30},{"year":2016,"cited_by_count":26},{"year":2015,"cited_by_count":24},{"year":2014,"cited_by_count":27},{"year":2013,"cited_by_count":26},{"year":2012,"cited_by_count":17}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}