{"id":"https://openalex.org/W4251066568","doi":"https://doi.org/10.1109/date.2004.1268846","title":"Graph-based functional test program generation for pipelined processors","display_name":"Graph-based functional test program generation for pipelined processors","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4251066568","doi":"https://doi.org/10.1109/date.2004.1268846"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268846","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006818844","display_name":"Prabhat Mishra","orcid":"https://orcid.org/0000-0003-3653-6221"},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P. Mishra","raw_affiliation_strings":["Architectures and Compilers for Embedded Systems (ACES), Center for Embedded Computer Systems, University of California, CA, USA"],"affiliations":[{"raw_affiliation_string":"Architectures and Compilers for Embedded Systems (ACES), Center for Embedded Computer Systems, University of California, CA, USA","institution_ids":["https://openalex.org/I4210145666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007817952","display_name":"Nikil Dutt","orcid":"https://orcid.org/0000-0002-3060-8119"},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Dutt","raw_affiliation_strings":["Architectures and Compilers for Embedded Systems (ACES), Center for Embedded Computer Systems, University of California, CA, USA"],"affiliations":[{"raw_affiliation_string":"Architectures and Compilers for Embedded Systems (ACES), Center for Embedded Computer Systems, University of California, CA, USA","institution_ids":["https://openalex.org/I4210145666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5006818844"],"corresponding_institution_ids":["https://openalex.org/I4210145666"],"apc_list":null,"apc_paid":null,"fwci":3.4,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":{"value":0.92307692,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"182","last_page":"187"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.849638819694519},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7021644115447998},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5313642024993896},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5028538107872009},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.45999205112457275},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.42999565601348877},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4253714084625244},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3710351586341858},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34772008657455444},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33479586243629456},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.24602475762367249}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.849638819694519},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7021644115447998},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5313642024993896},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5028538107872009},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.45999205112457275},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.42999565601348877},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4253714084625244},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3710351586341858},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34772008657455444},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33479586243629456},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.24602475762367249},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268846","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1489215519","https://openalex.org/W1514254856","https://openalex.org/W1522416322","https://openalex.org/W1555915743","https://openalex.org/W1741528175","https://openalex.org/W1751589996","https://openalex.org/W1823755974","https://openalex.org/W2010074783","https://openalex.org/W2054151020","https://openalex.org/W2102606870","https://openalex.org/W2117742043","https://openalex.org/W2123388159","https://openalex.org/W2130111591","https://openalex.org/W4233176001","https://openalex.org/W4233209941","https://openalex.org/W4249881732","https://openalex.org/W6629262790","https://openalex.org/W6630942788","https://openalex.org/W6637675132","https://openalex.org/W6681517831","https://openalex.org/W6727681760"],"related_works":["https://openalex.org/W2595172197","https://openalex.org/W2084856301","https://openalex.org/W2127970246","https://openalex.org/W2885125400","https://openalex.org/W1989889224","https://openalex.org/W4382618745","https://openalex.org/W1973775000","https://openalex.org/W2748922771","https://openalex.org/W1987128138","https://openalex.org/W2743976221"],"abstract_inverted_index":{"Functional":[0],"verification":[1],"is":[2,94],"widely":[3],"acknowledged":[4],"as":[5],"a":[6,39],"major":[7],"bottleneck":[8],"in":[9,30],"microprocessor":[10],"design.":[11],"While":[12],"early":[13],"work":[14],"on":[15,82,110],"specification":[16,71],"driven":[17],"functional":[18,43,73,78],"test":[19,44,79,91],"program":[20,45],"generation":[21,46,92],"has":[22],"proposed":[23,52],"several":[24],"promising":[25],"ideas,":[26],"many":[27],"challenges":[28],"remain":[29],"applying":[31],"them":[32],"to":[33,98,114],"realistic":[34],"embedded":[35],"processors.":[36,50],"We":[37,106],"present":[38],"graph":[40,63],"coverage":[41,84],"based":[42,81],"approach":[47],"for":[48],"pipelined":[49,67],"The":[51],"methodology":[53,109],"makes":[54],"three":[55],"important":[56],"contributions.":[57],"First,":[58],"it":[59,76],"automatically":[60],"generates":[61,77],"the":[62,66,70,83,86,90,99,111,116],"model":[64],"of":[65,85,101,118],"processor":[68,113],"from":[69],"using":[72],"abstraction.":[74],"Second,":[75],"programs":[80],"pipeline":[87],"behaviour.":[88],"Finally,":[89],"time":[93],"drastically":[95],"reduced":[96],"due":[97],"use":[100],"module":[102],"level":[103],"property":[104],"checking.":[105],"applied":[107],"this":[108],"DLX":[112],"demonstrate":[115],"usefulness":[117],"our":[119],"approach.":[120]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}