{"id":"https://openalex.org/W4235330364","doi":"https://doi.org/10.1109/date.2004.1268821","title":"Value-conscious cache: simple technique for reducing cache access power","display_name":"Value-conscious cache: simple technique for reducing cache access power","publication_year":2004,"publication_date":"2004-05-25","ids":{"openalex":"https://openalex.org/W4235330364","doi":"https://doi.org/10.1109/date.2004.1268821"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268821","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268821","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110844364","display_name":"Yen-Jen Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yen-Jen Chang","raw_affiliation_strings":["CS Department, National Chung Hsing University, Taichung, Taiwan"],"affiliations":[{"raw_affiliation_string":"CS Department, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046948316","display_name":"Chia-Lin Yang","orcid":"https://orcid.org/0000-0003-0091-5027"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Lin Yang","raw_affiliation_strings":["CSIE Department, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"CSIE Department, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017526842","display_name":"Feipei Lai","orcid":"https://orcid.org/0000-0001-7147-8122"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Feipei Lai","raw_affiliation_strings":["CSIE & EE Department, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"CSIE & EE Department, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110844364"],"corresponding_institution_ids":["https://openalex.org/I162838928"],"apc_list":null,"apc_paid":null,"fwci":0.2545,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.4790487,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"7","issue":null,"first_page":"16","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.9064272046089172},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.8712173700332642},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.8416003584861755},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.8369643688201904},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8119325637817383},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.8089964389801025},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.8075428009033203},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.8025277256965637},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.5353911519050598},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5164902210235596},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5045572519302368},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4311579763889313},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.32190948724746704}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.9064272046089172},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.8712173700332642},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.8416003584861755},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.8369643688201904},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8119325637817383},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.8089964389801025},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.8075428009033203},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.8025277256965637},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.5353911519050598},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5164902210235596},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5045572519302368},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4311579763889313},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.32190948724746704}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268821","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268821","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W72785707","https://openalex.org/W1970454100","https://openalex.org/W2002612140","https://openalex.org/W2032094184","https://openalex.org/W2120932136","https://openalex.org/W2148919256","https://openalex.org/W2539306327","https://openalex.org/W3034699553","https://openalex.org/W4232112461","https://openalex.org/W4248576688","https://openalex.org/W6602983652"],"related_works":["https://openalex.org/W4312759433","https://openalex.org/W2184371594","https://openalex.org/W2148571123","https://openalex.org/W273173017","https://openalex.org/W1652973653","https://openalex.org/W2801630946","https://openalex.org/W2135365633","https://openalex.org/W2152423944","https://openalex.org/W1988485265","https://openalex.org/W1988497841"],"abstract_inverted_index":{"Most":[0],"microprocessors":[1],"employ":[2],"the":[3,8,12,18,25,30,34,41,58,67,73,82,86,92,99,109,118,143,159,167,172],"on-chip":[4],"caches":[5],"to":[6,24,56,131],"bridge":[7],"performance":[9,154],"gap":[10],"between":[11],"processor":[13],"and":[14,129,145,155,176,183],"main":[15],"memory.":[16],"However,":[17],"cache":[19,42,55,60,69,75,88,120,169,174],"accesses":[20],"usually":[21],"contribute":[22],"significantly":[23],"total":[26],"power":[27,61,100,110,134,178],"consumption":[28,62],"of":[29,40,117,152,161],"chip.":[31],"Based":[32],"on":[33,81,142],"observation":[35],"that":[36,98,149],"an":[37,64],"overwhelming":[38],"majority":[39],"access":[43,83,165],"bits":[44,163],"are":[45],"'0',":[46],"in":[47,102,112,164],"this":[48],"paper":[49],"we":[50],"propose":[51],"a":[52,77,122],"value-conscious":[53],"(VC)":[54],"reduce":[57,171],"average":[59,173],"during":[63],"access.":[65],"Unlike":[66],"conventional":[68],"with":[70],"differential-bitline":[71],"implementation,":[72],"VC":[74,87,119,168],"is":[76,105,121,126],"single-bitline":[78],"design.":[79],"Depending":[80],"bit":[84],"value,":[85],"can":[89,170],"dynamically":[90],"prevent":[91],"bitline":[93],"from":[94],"being":[95],"discharged":[96],"such":[97],"dissipated":[101,111],"accessing":[103,113],"'0'":[104,162],"much":[106],"less":[107],"than":[108],"'1'.":[114],"The":[115,138],"implementation":[116],"circuit-level":[123],"technique,":[124],"which":[125],"software":[127],"independent":[128],"orthogonal":[130],"other":[132],"low":[133],"techniques":[135],"at":[136],"architecture-level.":[137],"experimental":[139],"results":[140],"based":[141],"SPEC2000":[144],"MediaBench":[146],"traces":[147],"show":[148],"without":[150],"compromise":[151],"both":[153],"stability,":[156],"by":[157,179],"exploiting":[158],"prevalence":[160],"data":[166],"read":[175],"write":[177],"about":[180],"18%/spl":[181],"sim/22%":[182],"36%/spl":[184],"sim/40%,":[185],"respectively.":[186]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}