{"id":"https://openalex.org/W4233368853","doi":"https://doi.org/10.1109/date.2004.1268818","title":"Opportunities and challenges in building silicon products in 65nm and beyond","display_name":"Opportunities and challenges in building silicon products in 65nm and beyond","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4233368853","doi":"https://doi.org/10.1109/date.2004.1268818"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268818","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042013503","display_name":"G.S. Spirakis","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"G.S. Spirakis","raw_affiliation_strings":["Intel, US, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, US, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5042013503"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9595999717712402,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9587000012397766,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.8099437952041626},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5490435361862183},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48883312940597534},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.47763386368751526},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.47015929222106934},{"id":"https://openalex.org/keywords/design-technology","display_name":"Design technology","score":0.45536935329437256},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4544121026992798},{"id":"https://openalex.org/keywords/moores-law","display_name":"Moore's law","score":0.4530111253261566},{"id":"https://openalex.org/keywords/emerging-technologies","display_name":"Emerging technologies","score":0.44727545976638794},{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.4383174479007721},{"id":"https://openalex.org/keywords/semiconductor-industry","display_name":"Semiconductor industry","score":0.416626513004303},{"id":"https://openalex.org/keywords/risk-analysis","display_name":"Risk analysis (engineering)","score":0.3945581316947937},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34732285141944885},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2004573941230774},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1564844250679016},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.12683752179145813}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.8099437952041626},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5490435361862183},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48883312940597534},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.47763386368751526},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.47015929222106934},{"id":"https://openalex.org/C179737136","wikidata":"https://www.wikidata.org/wiki/Q5264382","display_name":"Design technology","level":2,"score":0.45536935329437256},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4544121026992798},{"id":"https://openalex.org/C206891323","wikidata":"https://www.wikidata.org/wiki/Q178655","display_name":"Moore's law","level":2,"score":0.4530111253261566},{"id":"https://openalex.org/C207267971","wikidata":"https://www.wikidata.org/wiki/Q120208","display_name":"Emerging technologies","level":2,"score":0.44727545976638794},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.4383174479007721},{"id":"https://openalex.org/C2987888538","wikidata":"https://www.wikidata.org/wiki/Q2986369","display_name":"Semiconductor industry","level":2,"score":0.416626513004303},{"id":"https://openalex.org/C112930515","wikidata":"https://www.wikidata.org/wiki/Q4389547","display_name":"Risk analysis (engineering)","level":1,"score":0.3945581316947937},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34732285141944885},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2004573941230774},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1564844250679016},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.12683752179145813},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268818","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1988885091","https://openalex.org/W2545489593","https://openalex.org/W2095646370","https://openalex.org/W4241333881","https://openalex.org/W2955442167","https://openalex.org/W2388589331","https://openalex.org/W1569991298","https://openalex.org/W4246351405","https://openalex.org/W2549099758","https://openalex.org/W4214937585"],"abstract_inverted_index":{"The":[0,119],"demand":[1],"for":[2,26,108],"cheaper,":[3],"faster":[4],"and":[5,35,106,124],"more":[6],"integrated":[7],"semiconductor":[8,45],"products":[9,46],"is":[10],"expected":[11,68],"to":[12,43,69,103,110,115],"drive":[13],"the":[14,55,90,128],"scaling":[15,31],"of":[16,21,54,95,127],"silicon":[17],"technology,":[18],"enabling":[19],"continuance":[20],"Moore's":[22],"law":[23],"at":[24,72],"least":[25],"another":[27],"decade.":[28],"However,":[29],"technology":[30,37,97],"presents":[32],"several":[33],"manufacturing":[34],"design":[36,96,107,132],"challenges":[38,57,98,123],"that":[39,58],"must":[40,112],"be":[41,113],"overcome":[42],"build":[44,117],"in":[47,81,130],"a":[48],"cost":[49],"effective":[50],"manner.":[51],"While":[52],"some":[53,126],"existing":[56],"we":[59],"face":[60],"today":[61],"such":[62,85],"as":[63,86],"power,":[64],"process":[65],"variations":[66],"are":[67],"become":[70],"worse":[71],"smaller":[73],"geometries":[74],"requiring":[75],"innovations,":[76],"new":[77],"problems":[78],"may":[79],"arise":[80],"integrating":[82],"heterogeneous":[83],"technologies":[84,133],"RF,":[87],"MEMS":[88],"on":[89],"same":[91],"die/package.":[92],"A":[93],"myriad":[94],"starting":[99],"from":[100],"functional":[101],"validation":[102,105],"timing":[104],"test":[109],"manufacturability":[111],"addressed":[114],"successfully":[116],"products.":[118],"paper":[120],"will":[121],"highlight":[122],"identify":[125],"opportunities":[129],"driving":[131],"forward.":[134]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}