{"id":"https://openalex.org/W4239812042","doi":"https://doi.org/10.1109/date.2003.1253632","title":"Packetized on-chip interconnect communication analysis for MPSoC","display_name":"Packetized on-chip interconnect communication analysis for MPSoC","publication_year":2003,"publication_date":"2003-12-22","ids":{"openalex":"https://openalex.org/W4239812042","doi":"https://doi.org/10.1109/date.2003.1253632"},"language":"en","primary_location":{"id":"doi:10.1109/date.2003.1253632","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2003.1253632","pdf_url":null,"source":{"id":"https://openalex.org/S4363607952","display_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007760320","display_name":"Terry Tao Ye","orcid":"https://orcid.org/0000-0002-4359-3550"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"T.T. Ye","raw_affiliation_strings":["Computer Systems Laboratory, University of Stanford, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Benini","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008878978","display_name":"G. De Micheli","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. De Micheli","raw_affiliation_strings":["Computer Systems Laboratory, University of Stanford, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5007760320"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":3.32128351,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.96156156,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"344","last_page":"349"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9765230417251587},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7464612722396851},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6649978756904602},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6055892705917358},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5634868144989014},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5564184188842773},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5542362928390503},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5486867427825928},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4937659204006195},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4482467770576477},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.43681958317756653},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.43265509605407715},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42647019028663635},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4080938398838043},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.26759541034698486},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08295848965644836}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9765230417251587},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7464612722396851},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6649978756904602},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6055892705917358},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5634868144989014},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5564184188842773},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5542362928390503},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5486867427825928},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4937659204006195},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4482467770576477},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.43681958317756653},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.43265509605407715},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42647019028663635},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4080938398838043},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.26759541034698486},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08295848965644836},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2003.1253632","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2003.1253632","pdf_url":null,"source":{"id":"https://openalex.org/S4363607952","display_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1567646530","https://openalex.org/W1585714998","https://openalex.org/W1911887900","https://openalex.org/W1980257390","https://openalex.org/W2032297914","https://openalex.org/W2050487400","https://openalex.org/W2112158753","https://openalex.org/W2119677480","https://openalex.org/W2151337961","https://openalex.org/W2154628372","https://openalex.org/W2165638755","https://openalex.org/W3169463464","https://openalex.org/W4205608751","https://openalex.org/W4256229502","https://openalex.org/W6640384967"],"related_works":["https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W4297990507","https://openalex.org/W2100076905","https://openalex.org/W2560375935","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W3117657225","https://openalex.org/W1966325333","https://openalex.org/W3198758847"],"abstract_inverted_index":{"Interconnect":[0],"networks":[1],"play":[2],"a":[3,36,56],"critical":[4],"role":[5],"in":[6],"shared":[7],"memory":[8],"multi-processor":[9],"systems-on-chip":[10],"(MPSoC)":[11],"designs.":[12],"MPSoC":[13,48],"performance":[14,49,85],"and":[15,50,86],"power":[16,40,51,87],"consumption":[17],"are":[18,26],"greatly":[19],"affected":[20],"by":[21,34,92],"the":[22,29,44,62,74,78,93],"packet":[23,97],"dataflows":[24],"that":[25,83],"transported":[27],"on":[28,47],"network.":[30],"In":[31],"this":[32],"paper,":[33],"introducing":[35],"packetized":[37],"on-chip":[38],"communication":[39],"model,":[41],"we":[42,54,81],"discuss":[43],"packetization":[45,70],"impact":[46],"consumption.":[52],"Particularly,":[53],"propose":[55],"quantitative":[57],"analysis":[58],"method":[59],"to":[60],"evaluate":[61],"relationship":[63],"between":[64],"different":[65],"design":[66],"options":[67],"(cache,":[68],"memory,":[69],"scheme,":[71],"etc.)":[72],"at":[73],"architectural":[75],"level.":[76],"From":[77],"benchmark":[79],"experiments,":[80],"show":[82],"optimal":[84],"tradeoff":[88],"can":[89],"be":[90],"achieved":[91],"selection":[94],"of":[95],"appropriate":[96],"sizes.":[98]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}