{"id":"https://openalex.org/W2170863844","doi":"https://doi.org/10.1109/date.2003.1186698","title":"Set top box SoC design methodology at STMicroelectronics","display_name":"Set top box SoC design methodology at STMicroelectronics","publication_year":2003,"publication_date":"2003-12-22","ids":{"openalex":"https://openalex.org/W2170863844","doi":"https://doi.org/10.1109/date.2003.1186698","mag":"2170863844"},"language":"en","primary_location":{"id":"doi:10.1109/date.2003.1186698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2003.1186698","pdf_url":null,"source":{"id":"https://openalex.org/S4363607952","display_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089379024","display_name":"F. R\u00e9mond","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"F. Remond","raw_affiliation_strings":["STMicroelectronics, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081333630","display_name":"Pierre Bricaud","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Bricaud","raw_affiliation_strings":["Synopsys, Inc., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., USA","institution_ids":["https://openalex.org/I4210088951"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3207,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.45122986,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"220","last_page":"223"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7831652760505676},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.769209623336792},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7268027663230896},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6598730087280273},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5468277335166931},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5455427169799805},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4751831591129303},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4743978977203369},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4597821831703186},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14063045382499695}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7831652760505676},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.769209623336792},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7268027663230896},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6598730087280273},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5468277335166931},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5455427169799805},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4751831591129303},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4743978977203369},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4597821831703186},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14063045382499695},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2003.1186698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2003.1186698","pdf_url":null,"source":{"id":"https://openalex.org/S4363607952","display_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1986698883","https://openalex.org/W2490203607"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W2743305891","https://openalex.org/W3205162826","https://openalex.org/W2059530328","https://openalex.org/W3207169898","https://openalex.org/W2951650892","https://openalex.org/W2009503188","https://openalex.org/W1596716095","https://openalex.org/W4247775847","https://openalex.org/W1498721867"],"abstract_inverted_index":{"In":[0,77],"this":[1,83],"paper,":[2],"we":[3],"review":[4],"how":[5],"the":[6,47,101],"IP":[7,21,33],"reuse":[8],"SoC":[9,44],"design":[10,26,88,98],"methodology":[11],"has":[12],"evolved":[13],"from":[14],"its":[15],"first":[16],"introduction,":[17],"heavily":[18],"based":[19,28],"on":[20,29,91],"reuse,":[22],"to":[23,79],"a":[24,54,60,85,108],"state-of-the-art":[25],"flow,":[27],"soft":[30],"and":[31,35,65,105,115],"hard":[32],"block":[34],"floorplanning":[36,93],"tools.":[37],"This":[38,97],"is":[39,53,95],"illustrated":[40],"in":[41,46],"one":[42],"complex":[43],"present":[45],"broadband":[48],"communication":[49],"market":[50],"today,":[51],"which":[52],"set":[55],"top":[56],"box":[57],"IC":[58],"containing":[59],"proprietary":[61],"64":[62],"bit":[63],"processor":[64],"some":[66],"general-purpose":[67],"blocks,":[68],"along":[69],"with":[70],"dedicated":[71],"functions":[72],"specifically":[73],"designed":[74],"by":[75],"STMicroelectronics.":[76],"order":[78],"manage":[80],"designs":[81],"of":[82],"complexity,":[84],"top-down,":[86],"block-based":[87],"style,":[89],"relying":[90],"automatic":[92],"tools,":[94],"described.":[96],"style":[99],"uses":[100],"classical":[102],"'divide-and-conquer'":[103],"strategy":[104],"thus":[106],"enables":[107],"concurrent":[109],"development":[110],"process,":[111],"guaranteeing":[112],"timing":[113],"convergence":[114],"correct":[116],"chip":[117],"assembly.":[118]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}