{"id":"https://openalex.org/W4230639556","doi":"https://doi.org/10.1109/date.2003.1186684","title":"Scheduling and timing analysis of HW/SW on-chip communication in MP SoC design","display_name":"Scheduling and timing analysis of HW/SW on-chip communication in MP SoC design","publication_year":2003,"publication_date":"2003-12-22","ids":{"openalex":"https://openalex.org/W4230639556","doi":"https://doi.org/10.1109/date.2003.1186684"},"language":"en","primary_location":{"id":"doi:10.1109/date.2003.1186684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2003.1186684","pdf_url":null,"source":{"id":"https://openalex.org/S4363607952","display_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002946576","display_name":"Young-Chul Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Youngchul Cho","raw_affiliation_strings":["Design Automation Laboratory, Seoul National University, South Korea"],"affiliations":[{"raw_affiliation_string":"Design Automation Laboratory, Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067248474","display_name":"Ganghee Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Ganghee Lee","raw_affiliation_strings":["Design Automation Laboratory, Seoul National University, South Korea"],"affiliations":[{"raw_affiliation_string":"Design Automation Laboratory, Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063521444","display_name":"Sungjoo Yoo","orcid":"https://orcid.org/0000-0002-5853-0675"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sungjoo Yoo","raw_affiliation_strings":["SLS Group, TIMA Laboratory, France"],"affiliations":[{"raw_affiliation_string":"SLS Group, TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103389888","display_name":"Ki\u2010Young Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kiyoung Choi","raw_affiliation_strings":["Design Automation Laboratory, Seoul National University, South Korea"],"affiliations":[{"raw_affiliation_string":"Design Automation Laboratory, Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029281472","display_name":"N.-E. Zergainoh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"N.-E. Zergainoh","raw_affiliation_strings":["SLS Group, TIMA Laboratory, France"],"affiliations":[{"raw_affiliation_string":"SLS Group, TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5002946576"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.2562,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.42648191,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"132","last_page":"137"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.7758735418319702},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7709016799926758},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.7067313194274902},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5903226137161255},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5520161986351013},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5425011515617371},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.441936194896698},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.431466281414032},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3249121904373169},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14056411385536194}],"concepts":[{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.7758735418319702},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7709016799926758},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.7067313194274902},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5903226137161255},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5520161986351013},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5425011515617371},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.441936194896698},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.431466281414032},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3249121904373169},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14056411385536194},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2003.1186684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2003.1186684","pdf_url":null,"source":{"id":"https://openalex.org/S4363607952","display_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2044435910","https://openalex.org/W2116493640","https://openalex.org/W2123184444","https://openalex.org/W2137185684","https://openalex.org/W2139385167","https://openalex.org/W2154317164","https://openalex.org/W2161452437","https://openalex.org/W4205317033","https://openalex.org/W6683617666"],"related_works":["https://openalex.org/W3010700240","https://openalex.org/W2368872761","https://openalex.org/W1502602891","https://openalex.org/W3155063712","https://openalex.org/W2069921548","https://openalex.org/W3002892569","https://openalex.org/W2031800322","https://openalex.org/W2144561148","https://openalex.org/W2749948257","https://openalex.org/W2129678152"],"abstract_inverted_index":{"On-chip":[0],"communication":[1,23,25,64,82,99,103,128],"design":[2,38],"includes":[3],"designing":[4],"software":[5],"(SW)":[6],"parts":[7,21],"(operating":[8],"system,":[9],"device":[10],"drivers,":[11],"interrupt":[12],"service":[13],"routines,":[14],"etc.)":[15],"as":[16,18],"well":[17],"hardware":[19],"(HW)":[20],"(on-chip":[22],"network,":[24],"interfaces":[26],"of":[27,36,73,140],"processor/IP/memory,":[28],"on-chip":[29,63,81,89,94],"memory,":[30],"etc.).":[31],"For":[32],"an":[33],"efficient":[34,126],"exploration":[35],"its":[37],"space,":[39],"we":[40,50,109],"need":[41],"fast":[42],"scheduling":[43,129],"and":[44,57,77,117,130],"timing":[45,133],"analysis.":[46],"In":[47],"this":[48],"work,":[49],"tackle":[51],"two":[52],"problems":[53],"(one":[54],"for":[55,60,93],"SW":[56,74],"the":[58,70,107,122,138],"other":[59,85],"HW)":[61],"in":[62],"design.":[65],"One":[66],"is":[67,86],"to":[68,87,124],"incorporate":[69],"dynamic":[71],"behavior":[72],"(interrupt":[75],"processing":[76],"context":[78],"switching)":[79],"into":[80],"scheduling.":[83],"The":[84],"reduce":[88],"data":[90],"storage":[91],"required":[92],"communication,":[95],"by":[96],"sharing":[97],"physical":[98],"buffers":[100],"with":[101],"different":[102],"transactions.":[104],"To":[105],"solve":[106],"problems,":[108],"present":[110],"both":[111],"ILP":[112],"(integer":[113],"linear":[114],"programming)":[115],"formulation":[116],"heuristic":[118],"algorithm,":[119],"which":[120],"enable":[121],"designer":[123],"perform":[125],"onchip":[127],"obtain":[131],"accurate":[132],"information.":[134],"Experimental":[135],"results":[136],"show":[137],"effectiveness":[139],"our":[141],"work.":[142]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}