{"id":"https://openalex.org/W4237745147","doi":"https://doi.org/10.1109/date.2003.1186665","title":"Efficient field processing cores in an innovative protocol processor system-on-chip","display_name":"Efficient field processing cores in an innovative protocol processor system-on-chip","publication_year":2003,"publication_date":"2003-12-22","ids":{"openalex":"https://openalex.org/W4237745147","doi":"https://doi.org/10.1109/date.2003.1186665"},"language":"en","primary_location":{"id":"doi:10.1109/date.2003.1186665","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2003.1186665","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://doi.org/10.1109/DATE.2003.1186665","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005321822","display_name":"G. Lykakis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137761","display_name":"Inaccess (Greece)","ror":"https://ror.org/03wyknn52","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210137761"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Lykakis","raw_affiliation_strings":["InAccess Networks S.A, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"InAccess Networks S.A, Athens, Greece","institution_ids":["https://openalex.org/I4210137761"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070474992","display_name":"N. Mouratidis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137761","display_name":"Inaccess (Greece)","ror":"https://ror.org/03wyknn52","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210137761"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N. Mouratidis","raw_affiliation_strings":["InAccess Networks S.A, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"InAccess Networks S.A, Athens, Greece","institution_ids":["https://openalex.org/I4210137761"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059085148","display_name":"K. Vlachos","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Vlachos","raw_affiliation_strings":["EMEA, Hilversum, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EMEA, Hilversum, Netherlands","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070312414","display_name":"N. Nikolaou","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. Nikolaou","raw_affiliation_strings":["Bell Laboratories, EMEA, Hilversum, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bell Laboratories, EMEA, Hilversum, Netherlands","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047622780","display_name":"S. Perissakis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122618","display_name":"Ellemedia Technologies (Greece)","ror":"https://ror.org/02c1kz490","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210122618"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"S. Perissakis","raw_affiliation_strings":["Ellemedia Technologies Limited, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ellemedia Technologies Limited, Athens, Greece","institution_ids":["https://openalex.org/I4210122618"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000281458","display_name":"G. Sourdis","orcid":null},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Sourdis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Technical University of Crete, Chania, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022524511","display_name":"G. Konstantoulakis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137761","display_name":"Inaccess (Greece)","ror":"https://ror.org/03wyknn52","country_code":"GR","type":"company","lineage":["https://openalex.org/I4210137761"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Konstantoulakis","raw_affiliation_strings":["InAccess Networks S.A, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"InAccess Networks S.A, Athens, Greece","institution_ids":["https://openalex.org/I4210137761"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049416727","display_name":"D. Pnevmatikatos","orcid":null},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Pnevmatikatos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Technical University of Crete, Chania, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018152826","display_name":"D. Reisis","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D. Reisis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National and Technical University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National and Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.3653215,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"14","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9247000217437744,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9247000217437744,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9136000275611877,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8048044443130493},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.698370635509491},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6174164414405823},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5778490304946899},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.47371119260787964},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4648768901824951},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4551598131656647},{"id":"https://openalex.org/keywords/transaction-processing","display_name":"Transaction processing","score":0.4504951238632202},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40580445528030396},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.38834503293037415},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.3570064902305603},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32489439845085144},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2922419309616089},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2041776180267334},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13928818702697754},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.0966208279132843}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8048044443130493},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.698370635509491},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6174164414405823},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5778490304946899},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.47371119260787964},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4648768901824951},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4551598131656647},{"id":"https://openalex.org/C72108876","wikidata":"https://www.wikidata.org/wiki/Q844565","display_name":"Transaction processing","level":3,"score":0.4504951238632202},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40580445528030396},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.38834503293037415},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.3570064902305603},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32489439845085144},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2922419309616089},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2041776180267334},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13928818702697754},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.0966208279132843},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2003.1186665","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2003.1186665","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/30887","is_oa":true,"landing_page_url":"http://doi.org/10.1109/DATE.2003.1186665","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design, Automation, and Test in Europe","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/30887","is_oa":true,"landing_page_url":"http://doi.org/10.1109/DATE.2003.1186665","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design, Automation, and Test in Europe","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.7900000214576721,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1777842159","https://openalex.org/W1920033171","https://openalex.org/W2119230224","https://openalex.org/W2136898852","https://openalex.org/W4238314902","https://openalex.org/W6680370574"],"related_works":["https://openalex.org/W4200599950","https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W2993622674","https://openalex.org/W4250432526","https://openalex.org/W1833044483"],"abstract_inverted_index":{"We":[0,44],"present":[1,78],"an":[2],"innovative":[3],"protocol":[4,70],"processor":[5],"component":[6,21],"that":[7,25],"combines":[8],"wire-speed":[9],"processing":[10,16,63,71,122],"for":[11,17,33,113,120,149],"low-level,":[12],"and":[13,35,41,54,81,90,123,126,145],"best":[14],"effort":[15],"higher-level":[18],"protocols.":[19],"The":[20,93],"is":[22,95],"a":[23,141],"System-on-Chip":[24],"integrates":[26],"variable":[27],"size":[28],"packet":[29,121],"buffering,":[30],"specialised":[31],"cores":[32,40,111,119],"header":[34],"field":[36,62,114],"processing,":[37,115],"generic":[38,125],"RISC":[39,118],"scheduling":[42],"blocks.":[43,130],"focus":[45],"on":[46,64,72],"the":[47,50],"main":[48],"innovation,":[49],"reprogrammable":[51],"pipeline":[52],"module,":[53],"discuss":[55],"its":[56],"internal":[57],"architecture,":[58],"optimised":[59,112],"to":[60,97,100],"perform":[61],"byte":[65],"streams,":[66],"as":[67,69],"well":[68],"complex":[73],"data":[74],"structures.":[75],"Furthermore,":[76],"we":[77],"how":[79],"modern":[80],"new":[82],"tools":[83],"were":[84],"used":[85],"in":[86,104,134,140],"system":[87],"dimensioning,":[88],"design,":[89],"verification":[91],"phases.":[92],"chip":[94],"able":[96],"handle":[98],"up":[99],"512K":[101],"flows":[102],"organised":[103],"individual":[105],"queues.":[106],"It":[107],"embeds":[108],"5":[109],"custom":[110],"3":[116],"typical":[117],"11":[124],"application":[127],"specific":[128],"hardware":[129],"It's":[131],"been":[132],"prototyped":[133],"UMC":[135],"0.18/spl":[136],"mu/m":[137],"CMOS":[138],"technology":[139],"1096-pin":[142],"BGA":[143],"package":[144],"operates":[146],"at":[147],"200MHz":[148],"2.5Gbps":[150],"links.":[151]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}