{"id":"https://openalex.org/W4237242101","doi":"https://doi.org/10.1109/date.2003.1186395","title":"HOLMES: capturing the yield-optimized design space boundaries of analog and RF integrated circuits","display_name":"HOLMES: capturing the yield-optimized design space boundaries of analog and RF integrated circuits","publication_year":2003,"publication_date":"2003-12-22","ids":{"openalex":"https://openalex.org/W4237242101","doi":"https://doi.org/10.1109/date.2003.1186395"},"language":"en","primary_location":{"id":"doi:10.1109/date.2003.1186395","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2003.1186395","pdf_url":null,"source":{"id":"https://openalex.org/S4363607952","display_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011088067","display_name":"B. De Smedt","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. De Smedt","raw_affiliation_strings":["ESAT/MICAS, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ESAT/MICAS, Leuven, Belgium","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038804034","display_name":"G. Gielen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Gielen","raw_affiliation_strings":["ESAT/MICAS, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ESAT/MICAS, Leuven, Belgium","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":null,"first_page":"256","last_page":"261"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.6782026886940002},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5573394894599915},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5468917489051819},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.52496737241745},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.5219849348068237},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.48680755496025085},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.48238053917884827},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4733850061893463},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.45643436908721924},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4183432161808014},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40447115898132324},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37760230898857117},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3640972077846527},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.31156328320503235},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1901896595954895},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18393996357917786},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1382349133491516}],"concepts":[{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.6782026886940002},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5573394894599915},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5468917489051819},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.52496737241745},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.5219849348068237},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.48680755496025085},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.48238053917884827},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4733850061893463},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.45643436908721924},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4183432161808014},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40447115898132324},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37760230898857117},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3640972077846527},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31156328320503235},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1901896595954895},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18393996357917786},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1382349133491516},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2003.1186395","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2003.1186395","pdf_url":null,"source":{"id":"https://openalex.org/S4363607952","display_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W22905960","https://openalex.org/W1504943474","https://openalex.org/W1580199978","https://openalex.org/W1986873938","https://openalex.org/W2047094503","https://openalex.org/W2098675632","https://openalex.org/W2104339053","https://openalex.org/W2107825592","https://openalex.org/W2110039609","https://openalex.org/W2127984126","https://openalex.org/W2154808242","https://openalex.org/W2160235668","https://openalex.org/W4238302984"],"related_works":["https://openalex.org/W2031235560","https://openalex.org/W2161335888","https://openalex.org/W4242383160","https://openalex.org/W2114773158","https://openalex.org/W2548106609","https://openalex.org/W2154989823","https://openalex.org/W1957521530","https://openalex.org/W2129188682","https://openalex.org/W2266281062","https://openalex.org/W1852277090"],"abstract_inverted_index":{"A":[0],"novel":[1],"methodology":[2],"is":[3,17,49,68],"presented":[4],"to":[5,52,71],"structured":[6],"yield-aware":[7],"synthesis.":[8],"The":[9],"trade-off":[10],"between":[11],"yield":[12,45],"and":[13,43],"the":[14,20,28,32,47],"unspecified":[15],"performances":[16],"explored":[18],"along":[19],"design":[21],"space":[22],"boundaries,":[23],"while":[24],"respecting":[25],"specifications":[26],"on":[27],"other":[29],"performances.":[30],"Through":[31],"unique":[33],"combination":[34],"of":[35],"multi-objective":[36],"evolutionary":[37],"optimization":[38],"techniques,":[39],"multi-variate":[40],"regression":[41],"modeling":[42],"sensitivity-based":[44],"estimation,":[46],"designer":[48],"given":[50],"access":[51],"this":[53],"trade-off,":[54],"all":[55],"within":[56],"transistor-level":[57],"accuracy.":[58],"Even":[59],"more,":[60],"a":[61],"large":[62],"reduction":[63],"in":[64],"required":[65],"computer":[66],"resources":[67],"obtained":[69],"compared":[70],"alternative":[72],"approaches.":[73]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}