{"id":"https://openalex.org/W4231158717","doi":"https://doi.org/10.1109/date.2000.840284","title":"Delay minimization and technology mapping of two-level structures and implementation using clock-delayed domino logic","display_name":"Delay minimization and technology mapping of two-level structures and implementation using clock-delayed domino logic","publication_year":2002,"publication_date":"2002-11-07","ids":{"openalex":"https://openalex.org/W4231158717","doi":"https://doi.org/10.1109/date.2000.840284"},"language":"en","primary_location":{"id":"doi:10.1109/date.2000.840284","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2000.840284","pdf_url":null,"source":{"id":"https://openalex.org/S4363608996","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008156062","display_name":"J. Ciric","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J. Ciric","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047394602","display_name":"G. Yee","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Yee","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037343818","display_name":"C. Sechen","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Sechen","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5008156062"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":1.1186,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.78029966,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"277","last_page":"282"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.962028443813324},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.9317528009414673},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6498221158981323},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6378121376037598},{"id":"https://openalex.org/keywords/domino-effect","display_name":"Domino effect","score":0.5993940234184265},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5757736563682556},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5571427941322327},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.508023738861084},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49609360098838806},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4904162585735321},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44760459661483765},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40008285641670227},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3771875202655792},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3638303279876709},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3519800901412964},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3469066023826599},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1783772110939026},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.16576582193374634},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13853541016578674}],"concepts":[{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.962028443813324},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.9317528009414673},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6498221158981323},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6378121376037598},{"id":"https://openalex.org/C155223936","wikidata":"https://www.wikidata.org/wiki/Q682875","display_name":"Domino effect","level":2,"score":0.5993940234184265},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5757736563682556},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5571427941322327},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.508023738861084},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49609360098838806},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4904162585735321},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44760459661483765},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40008285641670227},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3771875202655792},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3638303279876709},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3519800901412964},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3469066023826599},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1783772110939026},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.16576582193374634},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13853541016578674},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C185544564","wikidata":"https://www.wikidata.org/wiki/Q81197","display_name":"Nuclear physics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2000.840284","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2000.840284","pdf_url":null,"source":{"id":"https://openalex.org/S4363608996","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1548459443","https://openalex.org/W1980365623","https://openalex.org/W1982882434","https://openalex.org/W2105715355","https://openalex.org/W2145126108","https://openalex.org/W2158695982","https://openalex.org/W2164832473","https://openalex.org/W2167806561","https://openalex.org/W4231696815","https://openalex.org/W4240845142","https://openalex.org/W6630623413","https://openalex.org/W6684727517"],"related_works":["https://openalex.org/W3180090903","https://openalex.org/W4387844122","https://openalex.org/W2383431396","https://openalex.org/W2984306696","https://openalex.org/W2745797843","https://openalex.org/W3209158787","https://openalex.org/W2990336147","https://openalex.org/W4231158717","https://openalex.org/W4254482168","https://openalex.org/W2131531464"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,39,54],"new":[4],"delay":[5,110],"minimization":[6],"and":[7,31,48,105],"technology":[8],"mapping":[9],"algorithm":[10,45],"for":[11,74,112,123],"two-level":[12],"structures":[13],"(TLS)":[14],"implemented":[15],"using":[16,91,107],"clock-delayed":[17],"(CD)":[18],"domino":[19,57,76,88,102,114],"logic.":[20],"We":[21],"take":[22],"advantage":[23],"of":[24,38,72],"CD":[25,56,75,87,101,113],"domino's":[26],"high-speed,":[27],"large":[28],"fan-in":[29],"NOR":[30],"OR":[32],"gates":[33],"to":[34,80],"increase":[35],"the":[36,49],"speed":[37,70],"circuit":[40],"by":[41,85],"partial":[42],"collapsing.":[43],"The":[44,59,109],"is":[46],"delay-driven":[47],"delays":[50],"are":[51],"obtained":[52],"from":[53],"characterized":[55],"library.":[58],"results":[60,111],"on":[61,95,118],"eight":[62],"combinational":[63],"MCNC":[64],"benchmark":[65],"circuits":[66,99],"show":[67],"an":[68],"average":[69,96,119],"improvement":[71],"89%":[73],"with":[77,89,115],"TLS,":[78],"compared":[79],"static":[81],"CMOS":[82],"implementations":[83],"generated":[84],"Synopsys.":[86,108],"TLS":[90,116],"our":[92],"tools":[93],"produced":[94],"44%":[97],"faster":[98],"than":[100,122],"benchmarks":[103],"minimized":[104],"mapped":[106],"were":[117],"22%":[120],"better":[121],"standard":[124],"domino.":[125]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}