{"id":"https://openalex.org/W2773761407","doi":"https://doi.org/10.1109/dasip.2017.8122124","title":"Tool flow for automatic generation of architectures and test-cases to enable the evaluation of CGRAs in the context of HPC applications","display_name":"Tool flow for automatic generation of architectures and test-cases to enable the evaluation of CGRAs in the context of HPC applications","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2773761407","doi":"https://doi.org/10.1109/dasip.2017.8122124","mag":"2773761407"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2017.8122124","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2017.8122124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 Conference on Design and Architectures for Signal and Image Processing (DASIP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040248957","display_name":"Florian Fricke","orcid":"https://orcid.org/0000-0002-6622-3202"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Florian Fricke","raw_affiliation_strings":["Department of Embedded Systems for Information Technology, Ruhr-University Bochum, Bochum, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Embedded Systems for Information Technology, Ruhr-University Bochum, Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066441522","display_name":"Andr\u00e9 Werner","orcid":"https://orcid.org/0000-0002-3982-4504"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andre Werner","raw_affiliation_strings":["Department of Embedded Systems for Information Technology, Ruhr-University Bochum, Bochum, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Embedded Systems for Information Technology, Ruhr-University Bochum, Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108437484","display_name":"Michael H\u00fcbner","orcid":"https://orcid.org/0000-0003-3785-7959"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Hubner","raw_affiliation_strings":["Department of Embedded Systems for Information Technology, Ruhr-University Bochum, Bochum, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Embedded Systems for Information Technology, Ruhr-University Bochum, Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5040248957"],"corresponding_institution_ids":["https://openalex.org/I904495901"],"apc_list":null,"apc_paid":null,"fwci":0.2253,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.53530182,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8518784046173096},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.8359447121620178},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7848542928695679},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.7293261289596558},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6333192586898804},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6283000707626343},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6148170828819275},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5061635375022888},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4804798662662506},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.4723953902721405},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.47079411149024963},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4471406042575836},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.436898410320282},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.408186674118042},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3863618075847626},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.33412885665893555},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29922956228256226},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.1569046974182129}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8518784046173096},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.8359447121620178},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7848542928695679},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.7293261289596558},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6333192586898804},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6283000707626343},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6148170828819275},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5061635375022888},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4804798662662506},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.4723953902721405},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.47079411149024963},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4471406042575836},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.436898410320282},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.408186674118042},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3863618075847626},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.33412885665893555},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29922956228256226},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.1569046974182129},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dasip.2017.8122124","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2017.8122124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 Conference on Design and Architectures for Signal and Image Processing (DASIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2025907248","https://openalex.org/W2403805910","https://openalex.org/W2611861036","https://openalex.org/W2963186836","https://openalex.org/W6737626253"],"related_works":["https://openalex.org/W2013037783","https://openalex.org/W2909413202","https://openalex.org/W1544665014","https://openalex.org/W2045545092","https://openalex.org/W4253493214","https://openalex.org/W2276389599","https://openalex.org/W1854591799","https://openalex.org/W1528221867","https://openalex.org/W1969049073","https://openalex.org/W2760697131"],"abstract_inverted_index":{"The":[0,26,93,120],"toolflow":[1],"presented":[2,101],"in":[3,39,88,113],"this":[4],"demo":[5],"was":[6],"created":[7,54],"to":[8,83,128],"generate":[9],"CGRA":[10],"overlay":[11],"architectures":[12],"from":[13,21,64],"either":[14,131],"algorithm":[15,69],"definitions":[16],"(mainly":[17],"for":[18,96,109],"evaluation)":[19],"or":[20,137],"a":[22],"simple":[23],"definition":[24,35,76],"format.":[25],"output":[27],"of":[28,36,52,67,73,80,99,106,116,122],"the":[29,33,37,47,50,53,57,61,65,71,74,78,81,84,89,97,100,104,114,125,134,140],"toolchain":[30],"is":[31,103,127],"always":[32],"complete":[34,62],"hardware":[38,75],"VHDL":[40],"and":[41,49,77],"supplemental":[42],"files":[43],"providing":[44],"information":[45],"regarding":[46],"configuration":[48],"interfaces":[51],"hardware.":[55],"In":[56],"demo,":[58],"we":[59],"show":[60],"process":[63],"selection":[66],"an":[68],"over":[70],"creation":[72,105],"generation":[79],"HDL-files":[82],"implemented":[85],"FPGA":[86],"design":[87],"Xilinx":[90,135],"Vivado":[91],"software.":[92],"main":[94],"reason":[95],"implementation":[98],"tools":[102,136],"real-world":[107],"applications":[108],"evaluating":[110],"dynamic-partial":[111],"reconfiguration":[112],"context":[115],"compute":[117],"intensive":[118],"tasks.":[119],"integration":[121],"reconfigurability":[123],"into":[124],"designs":[126],"be":[129],"done":[130],"semi-automatically":[132],"using":[133,139],"automatically":[138],"TLUT/TCON-toolflow":[141],"proposed":[142],"by":[143],"Ghent-University.":[144]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}