{"id":"https://openalex.org/W2773562143","doi":"https://doi.org/10.1109/dasip.2017.8122117","title":"An efficient framework for design and assessment of arithmetic operators with Reduced-Precision Redundancy","display_name":"An efficient framework for design and assessment of arithmetic operators with Reduced-Precision Redundancy","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2773562143","doi":"https://doi.org/10.1109/dasip.2017.8122117","mag":"2773562143"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2017.8122117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2017.8122117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 Conference on Design and Architectures for Signal and Image Processing (DASIP)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048854634","display_name":"Imran Wali","orcid":null},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Imran Wali","raw_affiliation_strings":["University of Rennes 1, IRISA"],"affiliations":[{"raw_affiliation_string":"University of Rennes 1, IRISA","institution_ids":["https://openalex.org/I56067802","https://openalex.org/I2802519937"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070765151","display_name":"Emmanuel Casseau","orcid":"https://orcid.org/0000-0001-7216-749X"},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Emmanuel Casseau","raw_affiliation_strings":["University of Rennes 1, IRISA"],"affiliations":[{"raw_affiliation_string":"University of Rennes 1, IRISA","institution_ids":["https://openalex.org/I56067802","https://openalex.org/I2802519937"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042560711","display_name":"Arnaud Tisserand","orcid":"https://orcid.org/0000-0001-7042-3541"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arnaud Tisserand","raw_affiliation_strings":["CNRS, Lab-STICC, UMR6285"],"affiliations":[{"raw_affiliation_string":"CNRS, Lab-STICC, UMR6285","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5048854634"],"corresponding_institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I56067802"],"apc_list":null,"apc_paid":null,"fwci":0.1321389,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.53420188,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.7972489595413208},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7199140787124634},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7143582105636597},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6840288639068604},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6063759922981262},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.549575686454773},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4988291263580322},{"id":"https://openalex.org/keywords/saturation-arithmetic","display_name":"Saturation arithmetic","score":0.49048110842704773},{"id":"https://openalex.org/keywords/arbitrary-precision-arithmetic","display_name":"Arbitrary-precision arithmetic","score":0.4845699071884155},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38561344146728516},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3268855810165405},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2952045202255249},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15903732180595398}],"concepts":[{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.7972489595413208},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7199140787124634},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7143582105636597},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6840288639068604},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6063759922981262},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.549575686454773},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4988291263580322},{"id":"https://openalex.org/C182775192","wikidata":"https://www.wikidata.org/wiki/Q913725","display_name":"Saturation arithmetic","level":3,"score":0.49048110842704773},{"id":"https://openalex.org/C83581934","wikidata":"https://www.wikidata.org/wiki/Q527381","display_name":"Arbitrary-precision arithmetic","level":2,"score":0.4845699071884155},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38561344146728516},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3268855810165405},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2952045202255249},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15903732180595398},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dasip.2017.8122117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2017.8122117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 Conference on Design and Architectures for Signal and Image Processing (DASIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1966095865","https://openalex.org/W2010468809","https://openalex.org/W2096588620","https://openalex.org/W2107740459","https://openalex.org/W2115722171","https://openalex.org/W2128065014","https://openalex.org/W2158958240","https://openalex.org/W2169213530","https://openalex.org/W2209712882"],"related_works":["https://openalex.org/W58658798","https://openalex.org/W3114375939","https://openalex.org/W2797678940","https://openalex.org/W2759696718","https://openalex.org/W2359816675","https://openalex.org/W2491217195","https://openalex.org/W4210531477","https://openalex.org/W2603119174","https://openalex.org/W1559551218","https://openalex.org/W2773562143"],"abstract_inverted_index":{"For":[0],"arithmetic":[1,31,67],"circuits,":[2],"Reduced-Precision":[3],"Redundancy":[4,16],"(RPR)":[5],"is":[6,35],"considered":[7],"to":[8,13,59,80,125],"be":[9],"a":[10,37,44,105,113,118],"viable":[11],"alternative":[12],"Triple":[14],"Modular":[15],"(TMR),":[17],"as":[18],"it":[19,79],"offers":[20],"significant":[21],"power":[22],"reduction.":[23],"However,":[24],"efficient":[25],"implementation":[26],"and":[27,56,63,82,100],"assessment":[28],"of":[29,53,65,73,108,110,120],"hardware":[30],"operators":[32],"with":[33,104,112],"RPR":[34,46,87],"still":[36],"challenge.":[38],"In":[39],"this":[40],"work":[41],"we":[42,77],"propose":[43],"lightweight":[45],"design":[47,62,99],"methodology":[48],"that":[49,93],"exploits":[50],"the":[51,61,71,74,94,98],"capabilities":[52],"modern":[54],"synthesis":[55],"simulation":[57],"tools":[58],"simplify":[60],"verification":[64],"robust":[66],"operators.":[68],"To":[69],"demonstrate":[70],"effectiveness":[72],"proposed":[75,95],"framework":[76,96],"apply":[78],"implement":[81],"compare":[83],"two":[84],"commonly":[85],"used":[86],"schemes.":[88],"Our":[89],"experimental":[90],"results":[91],"show":[92],"simplifies":[97],"provides":[101],"robustness":[102],"indicators":[103],"maximum":[106],"coefficient":[107],"variation":[109],"14.7%":[111],"3\u00d7":[114],"experimentation":[115],"speed-up":[116],"at":[117],"cost":[119],"25%":[121],"computational":[122],"effort":[123],"compared":[124],"an":[126],"exhaustive":[127],"approach.":[128]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}