{"id":"https://openalex.org/W2216615769","doi":"https://doi.org/10.1109/dasip.2015.7367254","title":"Implementation of IEEE-802.11a/g receiver blocks on a coarse-grained reconfigurable array","display_name":"Implementation of IEEE-802.11a/g receiver blocks on a coarse-grained reconfigurable array","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2216615769","doi":"https://doi.org/10.1109/dasip.2015.7367254","mag":"2216615769"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2015.7367254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2015.7367254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Conference on Design and Architectures for Signal and Image Processing (DASIP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072516473","display_name":"Sajjad Nouri","orcid":"https://orcid.org/0000-0002-5925-3681"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]},{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Sajjad Nouri","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006607850","display_name":"Waqar Hussain","orcid":"https://orcid.org/0000-0003-0295-9912"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]},{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Waqar Hussain","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035297149","display_name":"Jari Nurmi","orcid":"https://orcid.org/0000-0003-2169-4606"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]},{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jari Nurmi","raw_affiliation_strings":["Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5072516473"],"corresponding_institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":0.9689,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7679553,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"5992","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8000907897949219},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.757635235786438},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6539045572280884},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5689697265625},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5397726893424988},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.487339586019516},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.46259039640426636},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4465812146663666},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.4410931468009949},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.44093233346939087},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40621036291122437},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.30598464608192444},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11437994241714478},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08909347653388977}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8000907897949219},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.757635235786438},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6539045572280884},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5689697265625},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5397726893424988},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.487339586019516},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.46259039640426636},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4465812146663666},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.4410931468009949},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.44093233346939087},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40621036291122437},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.30598464608192444},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11437994241714478},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08909347653388977},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dasip.2015.7367254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2015.7367254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Conference on Design and Architectures for Signal and Image Processing (DASIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W7324480","https://openalex.org/W105298322","https://openalex.org/W568942680","https://openalex.org/W1579958198","https://openalex.org/W1595104169","https://openalex.org/W1603830593","https://openalex.org/W1649101858","https://openalex.org/W2001926684","https://openalex.org/W2079016454","https://openalex.org/W2089203444","https://openalex.org/W2102377732","https://openalex.org/W2112514880","https://openalex.org/W2115452265","https://openalex.org/W2116968677","https://openalex.org/W2117099910","https://openalex.org/W2122620713","https://openalex.org/W2133920396","https://openalex.org/W2160554404","https://openalex.org/W2163442090","https://openalex.org/W2623734313","https://openalex.org/W4254021074","https://openalex.org/W6635384028"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4364295250","https://openalex.org/W4237840813","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W2993622674","https://openalex.org/W1833044483","https://openalex.org/W4382053335"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,33,37,50,54,60,67,74,92,110],"implementation":[4,106],"of":[5,39,59,91,94,115],"Orthogonal":[6],"Frequency-Division":[7],"Multiplexing":[8],"receiver":[9],"blocks":[10],"as":[11],"accelerators":[12,45,83,112],"using":[13],"a":[14,25,122],"template-based":[15],"Coarse-Grained":[16],"Reconfigurable":[17],"Array":[18,79],"(CGRA)":[19],"device.":[20,81],"The":[21,44,82,105],"CGRA":[22,51],"operates":[23],"with":[24,121],"Reduced":[26],"Instruction-Set":[27],"Computing":[28],"(RISC)":[29],"processor":[30],"so":[31],"that":[32,109],"overall":[34],"system":[35],"yields":[36],"benefits":[38],"general-":[40],"and":[41,56,70,102],"special-purpose":[42],"processing.":[43],"are":[46,84],"designed":[47,111],"by":[48],"crafting":[49],"template":[52],"to":[53,65,117],"computational":[55],"communication":[57],"requirements":[58],"algorithms":[61],"in":[62,89,119],"an":[63],"effort":[64],"minimize":[66],"resource":[68,97],"utilization":[69],"power":[71,101],"dissipation":[72],"on":[73],"target":[75],"Field":[76],"Programmable":[77],"Gate":[78],"(FPGA)":[80],"also":[85],"evaluated":[86],"for":[87],"performance":[88],"terms":[90],"number":[93],"clock":[95],"cycles,":[96],"utilization,":[98],"synthesis":[99],"frequency,":[100],"energy":[103],"estimation.":[104],"results":[107],"show":[108],"give":[113],"speed-up":[114],"2.8X":[116],"9.3X":[118],"comparison":[120],"RISC":[123],"software":[124],"implementation.":[125]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}