{"id":"https://openalex.org/W2205835486","doi":"https://doi.org/10.1109/dasip.2015.7367249","title":"Fast and accurate power estimation for application-specific instruction set processors using FPGA emulation","display_name":"Fast and accurate power estimation for application-specific instruction set processors using FPGA emulation","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2205835486","doi":"https://doi.org/10.1109/dasip.2015.7367249","mag":"2205835486"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2015.7367249","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2015.7367249","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Conference on Design and Architectures for Signal and Image Processing (DASIP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077906657","display_name":"Sebastian Hesselbarth","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Sebastian Hesselbarth","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hannover, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017226961","display_name":"Gregor Schewior","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gregor Schewior","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hannover, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016532646","display_name":"Holger Blume","orcid":"https://orcid.org/0000-0002-0640-6875"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Holger Blume","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hannover, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077906657"],"corresponding_institution_ids":["https://openalex.org/I114112103"],"apc_list":null,"apc_paid":null,"fwci":0.646,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70550599,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"52","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7890646457672119},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7819857597351074},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.7547531127929688},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6038045287132263},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5579363107681274},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5305702090263367},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4661273956298828},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4437044560909271},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3754931092262268},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37300199270248413},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3011634945869446}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7890646457672119},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7819857597351074},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7547531127929688},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6038045287132263},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5579363107681274},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5305702090263367},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4661273956298828},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4437044560909271},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3754931092262268},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37300199270248413},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3011634945869446},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dasip.2015.7367249","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2015.7367249","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Conference on Design and Architectures for Signal and Image Processing (DASIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1967946334","https://openalex.org/W1973347258","https://openalex.org/W2062140121","https://openalex.org/W2104086123","https://openalex.org/W2112313836","https://openalex.org/W2146791535","https://openalex.org/W2148795361","https://openalex.org/W2150862507","https://openalex.org/W3152471542","https://openalex.org/W4240899498","https://openalex.org/W6681965346"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W1998013902","https://openalex.org/W2550108858","https://openalex.org/W1781968824","https://openalex.org/W4247993032","https://openalex.org/W3145476088","https://openalex.org/W2117274229","https://openalex.org/W1963867998"],"abstract_inverted_index":{"This":[0,41],"paper":[1],"presents":[2],"an":[3,34],"FPGA":[4,35,92],"accelerated":[5],"power":[6,25,49,82,100],"estimation":[7,46],"methodology":[8,85],"for":[9,62,81,86,91,123],"a":[10,107],"Cadence":[11],"Tensilica":[12],"Xtensa":[13],"LX5":[14],"ASIP.":[15],"Based":[16],"on":[17,102,129],"hybrid":[18],"functional":[19,39],"level":[20,24],"(FLPA)":[21],"and":[22,44,51,74,89,96,113],"instruction":[23,66,120],"analysis":[26],"(ILPA),":[27],"the":[28,38,87],"model":[29],"can":[30],"be":[31],"mapped":[32],"onto":[33],"together":[36],"with":[37],"emulation.":[40],"enables":[42],"fast":[43],"accurate":[45],"of":[47,65,109,115],"application-specific":[48],"consumption":[50],"energy":[52,146],"per":[53],"task":[54],"at":[55],"early":[56],"design":[57,64],"stages":[58],"which":[59],"is":[60,134,138],"crucial":[61],"power-aware":[63],"set":[67,121],"extensions.":[68],"The":[69,84],"approach":[70],"allows":[71],"both":[72],"hardware":[73],"software":[75],"designers":[76],"to":[77],"optimize":[78],"their":[79],"implementations":[80],"efficiency.":[83],"ASIP":[88],"considerations":[90],"implementation":[93],"are":[94,127],"described":[95],"validated":[97],"against":[98],"GTL":[99],"simulation":[101],"different":[103],"benchmarks.":[104],"Results":[105],"yield":[106],"%MAE":[108],"less":[110,116],"than":[111,117],"7.0%":[112],"NRMSE":[114],"6.9%.":[118],"Finally,":[119],"extensions":[122],"traffic":[124],"sign":[125],"detection":[126],"evaluated":[128],"real-world":[130],"image":[131],"sizes.":[132],"It":[133],"shown":[135],"that":[136],"performance":[137],"improved":[139],"by":[140,147],"11.2x":[141],"while":[142],"still":[143],"reducing":[144],"required":[145],"10.5x.":[148]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}