{"id":"https://openalex.org/W1547375500","doi":"https://doi.org/10.1109/dasip.2014.7115621","title":"A framework for rapid prototyping of embedded vision applications","display_name":"A framework for rapid prototyping of embedded vision applications","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W1547375500","doi":"https://doi.org/10.1109/dasip.2014.7115621","mag":"1547375500"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2014.7115621","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2014.7115621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078501891","display_name":"Michael Mefenza","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michael Mefenza","raw_affiliation_strings":["University of Arkansas Fayetteville, Fayetteville, AR, US","CSCE Department, University of Arkansas, Fayetteville, AR"],"affiliations":[{"raw_affiliation_string":"University of Arkansas Fayetteville, Fayetteville, AR, US","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"CSCE Department, University of Arkansas, Fayetteville, AR","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062775762","display_name":"Franck Yonga","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Franck Yonga","raw_affiliation_strings":["CSCE Department, University of Arkansas, Fayetteville, AR"],"affiliations":[{"raw_affiliation_string":"CSCE Department, University of Arkansas, Fayetteville, AR","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089697534","display_name":"Luca B. Saldanha","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luca B Saldanha","raw_affiliation_strings":["CSCE Department, University of Arkansas, Fayetteville, AR"],"affiliations":[{"raw_affiliation_string":"CSCE Department, University of Arkansas, Fayetteville, AR","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081869234","display_name":"Christophe Bobda","orcid":"https://orcid.org/0000-0002-9042-9470"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christophe Bobda","raw_affiliation_strings":["CSCE Department, University of Arkansas, Fayetteville, AR"],"affiliations":[{"raw_affiliation_string":"CSCE Department, University of Arkansas, Fayetteville, AR","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033358289","display_name":"Senem Velipassalar","orcid":null},"institutions":[{"id":"https://openalex.org/I70983195","display_name":"Syracuse University","ror":"https://ror.org/025r5qe02","country_code":"US","type":"education","lineage":["https://openalex.org/I70983195"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Senem Velipassalar","raw_affiliation_strings":["Department of EE and CS, Syracuse University, Syracuse, NY"],"affiliations":[{"raw_affiliation_string":"Department of EE and CS, Syracuse University, Syracuse, NY","institution_ids":["https://openalex.org/I70983195"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5078501891"],"corresponding_institution_ids":["https://openalex.org/I78715868"],"apc_list":null,"apc_paid":null,"fwci":1.2259,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77771864,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8237272500991821},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8055047988891602},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.7524673938751221},{"id":"https://openalex.org/keywords/usability","display_name":"Usability","score":0.6786502003669739},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5729094743728638},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.5727925300598145},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.49847865104675293},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4939113259315491},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.468056857585907},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4460153877735138},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4419183135032654},{"id":"https://openalex.org/keywords/virtual-prototyping","display_name":"Virtual prototyping","score":0.43238261342048645},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.41655001044273376},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40576833486557007},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.21742385625839233},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20875248312950134},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.09420570731163025}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8237272500991821},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8055047988891602},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.7524673938751221},{"id":"https://openalex.org/C170130773","wikidata":"https://www.wikidata.org/wiki/Q216378","display_name":"Usability","level":2,"score":0.6786502003669739},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5729094743728638},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5727925300598145},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.49847865104675293},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4939113259315491},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.468056857585907},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4460153877735138},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4419183135032654},{"id":"https://openalex.org/C2780991453","wikidata":"https://www.wikidata.org/wiki/Q3408177","display_name":"Virtual prototyping","level":2,"score":0.43238261342048645},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.41655001044273376},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40576833486557007},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.21742385625839233},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20875248312950134},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.09420570731163025},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dasip.2014.7115621","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2014.7115621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1535232963","https://openalex.org/W1586290432","https://openalex.org/W1603515040","https://openalex.org/W2040260621","https://openalex.org/W2100519472","https://openalex.org/W2115217900","https://openalex.org/W2129243715","https://openalex.org/W2133346017","https://openalex.org/W2142513871","https://openalex.org/W2142887887","https://openalex.org/W2142916228","https://openalex.org/W2158604775","https://openalex.org/W2158841409","https://openalex.org/W2293287097","https://openalex.org/W4231066739","https://openalex.org/W4248688512","https://openalex.org/W6635104448"],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W2110368314","https://openalex.org/W2242433395","https://openalex.org/W2544073398","https://openalex.org/W2548514518","https://openalex.org/W2579932084","https://openalex.org/W2007493856","https://openalex.org/W1614428294","https://openalex.org/W2119751241","https://openalex.org/W3015414207"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,13,38,88],"framework":[3,65,113],"for":[4,72,75,82],"fast":[5],"prototyping":[6,84],"of":[7,24,35,48,101,111],"embedded":[8],"video":[9],"applications.":[10],"Starting":[11],"with":[12,60],"high-level":[14,54,76],"executable":[15],"specification":[16,26],"written":[17],"in":[18,41,98,114],"OpenCV,":[19],"we":[20,107],"apply":[21],"semi-automatic":[22],"refinements":[23],"the":[25,33,46,67,99,109],"at":[27],"various":[28],"levels":[29],"(TLM":[30],"and":[31,80,85,90,93,104,117],"RTL),":[32],"lowest":[34],"which":[36],"is":[37],"system-on-chip":[39],"prototype":[40],"FPGA.":[42],"The":[43],"refinement":[44],"leverages":[45],"structure":[47],"image":[49],"processing":[50],"applications":[51,97],"to":[52,56],"map":[53],"representations":[55],"lower":[57],"level":[58],"implementation":[59],"limited":[61],"user":[62],"intervention.":[63],"Our":[64],"integrates":[66],"computer":[68],"vision":[69],"library":[70],"OpenCV":[71],"software,":[73],"SystemC/TLM":[74],"hardware":[77],"representation,":[78],"UVM":[79],"QEMU-OS":[81],"virtual":[83],"verification":[86,94],"into":[87],"single":[89],"uniform":[91],"design":[92],"flow.":[95],"With":[96],"field":[100],"driving":[102],"assistance":[103],"object":[105],"recognition,":[106],"prove":[108],"usability":[110],"our":[112],"producing":[115],"performance":[116],"correct":[118],"design.":[119]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}