{"id":"https://openalex.org/W1521573660","doi":"https://doi.org/10.1109/dasip.2014.7115617","title":"Optimizing memory bandwidth in OpenVX graph execution on embedded many-core accelerators","display_name":"Optimizing memory bandwidth in OpenVX graph execution on embedded many-core accelerators","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W1521573660","doi":"https://doi.org/10.1109/dasip.2014.7115617","mag":"1521573660"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2014.7115617","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2014.7115617","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004842257","display_name":"Giuseppe Tagliavini","orcid":"https://orcid.org/0000-0002-9221-4633"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Giuseppe Tagliavini","raw_affiliation_strings":["University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078686831","display_name":"Germain Haugou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Germain Haugou","raw_affiliation_strings":["STMicroelectronics, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["ETH Zurich, University of Bologna, Bologna, Italy","Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Zurich, Switzerland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5004842257"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":1.5324,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.81302111,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.871882438659668},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.6482791304588318},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4855313301086426},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4698183834552765},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4410393238067627},{"id":"https://openalex.org/keywords/high-memory","display_name":"High memory","score":0.4287448525428772},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42747563123703003},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.41628557443618774},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4156586527824402},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4042421579360962},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3322497010231018},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27183234691619873},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1301073133945465}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.871882438659668},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.6482791304588318},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4855313301086426},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4698183834552765},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4410393238067627},{"id":"https://openalex.org/C2781357197","wikidata":"https://www.wikidata.org/wiki/Q5757597","display_name":"High memory","level":2,"score":0.4287448525428772},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42747563123703003},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.41628557443618774},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4156586527824402},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4042421579360962},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3322497010231018},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27183234691619873},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1301073133945465}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dasip.2014.7115617","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2014.7115617","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/525728","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/525728","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W634116632","https://openalex.org/W1483717008","https://openalex.org/W1492614353","https://openalex.org/W1568192366","https://openalex.org/W1968557445","https://openalex.org/W1983317091","https://openalex.org/W1984222112","https://openalex.org/W1997147891","https://openalex.org/W2000755544","https://openalex.org/W2000921084","https://openalex.org/W2003526442","https://openalex.org/W2018363491","https://openalex.org/W2021143721","https://openalex.org/W2054613700","https://openalex.org/W2055312318","https://openalex.org/W2056117124","https://openalex.org/W2081418732","https://openalex.org/W2085118703","https://openalex.org/W2113755305","https://openalex.org/W2116044718","https://openalex.org/W2120277757","https://openalex.org/W2125203716","https://openalex.org/W2131111769","https://openalex.org/W2154991996","https://openalex.org/W2156620659","https://openalex.org/W2166924540","https://openalex.org/W2314829789","https://openalex.org/W3144068561","https://openalex.org/W3145506805","https://openalex.org/W4245390350","https://openalex.org/W4254932161","https://openalex.org/W6679491442"],"related_works":["https://openalex.org/W2334181344","https://openalex.org/W2558276258","https://openalex.org/W254684032","https://openalex.org/W2043352873","https://openalex.org/W1979384060","https://openalex.org/W120214571","https://openalex.org/W1975698617","https://openalex.org/W4253567283","https://openalex.org/W2567721291","https://openalex.org/W2526409495"],"abstract_inverted_index":{"Computer":[0],"vision":[1],"and":[2,11,32,44,79,118,129,135],"computational":[3],"photography":[4],"are":[5,20],"hot":[6],"applications":[7,94],"areas":[8],"for":[9,46,143],"mobile":[10],"embedded":[12],"computing":[13],"platforms.":[14],"As":[15],"a":[16,70,103,111],"consequence,":[17],"many-core":[18,89,152],"accelerators":[19,90],"being":[21],"developed":[22,102],"to":[23,57,83,114,140,160,176],"efficiently":[24],"execute":[25],"highly-parallel":[26],"image":[27,80,92],"processing":[28,93],"kernels.":[29],"However,":[30],"power":[31],"cost":[33],"constraints":[34],"impose":[35],"hard":[36],"limits":[37],"on":[38,76,87,120,149],"the":[39,51,59,85,115,138,150,171,177],"main":[40,164,172],"memory":[41,134,142,165,173],"bandwidth":[42,174],"available,":[43],"push":[45],"software":[47],"optimizations":[48],"which":[49,106],"minimize":[50],"usage":[52],"of":[53,62,72,91,132,163],"large":[54],"frame":[55],"buffers":[56],"store":[58],"intermediate":[60,145],"results":[61],"multi-kernel":[63],"applications.":[64],"In":[65],"this":[66],"work":[67],"we":[68],"propose":[69],"set":[71],"techniques,":[73],"mainly":[74],"based":[75,119],"graph":[77],"analysis":[78],"tiling,":[81],"targeted":[82],"accelerate":[84],"execution":[86],"cluster-based":[88],"expressed":[95],"as":[96],"standard":[97],"OpenVX":[98,116],"graphs.":[99],"We":[100],"have":[101],"run-time":[104],"framework":[105],"implements":[107],"these":[108],"techniques":[109],"using":[110],"front-end":[112],"compliant":[113],"standard,":[117],"an":[121],"OpenCL":[122],"extension":[123],"that":[124,156],"enables":[125],"more":[126],"explicit":[127],"control":[128],"efficient":[130],"reuse":[131],"on-chip":[133],"greatly":[136],"reduces":[137],"recourse":[139],"off-chip":[141],"storing":[144],"results.":[146],"Experiments":[147],"performed":[148],"STHORM":[151],"accelerator":[153,178],"prototype":[154],"demonstrate":[155],"our":[157],"approach":[158],"leads":[159],"massive":[161],"reductions":[162],"related":[166],"stall":[167],"time":[168],"even":[169],"when":[170],"available":[175],"is":[179],"severely":[180],"constrained.":[181]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}