{"id":"https://openalex.org/W1484535903","doi":"https://doi.org/10.1109/dasip.2014.7115611","title":"Demonstrating a dataflow-based RTOS for heterogeneous MPSoC by means of a stereo matching application","display_name":"Demonstrating a dataflow-based RTOS for heterogeneous MPSoC by means of a stereo matching application","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W1484535903","doi":"https://doi.org/10.1109/dasip.2014.7115611","mag":"1484535903"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2014.7115611","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2014.7115611","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010138179","display_name":"Julien Heulot","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100151","display_name":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","ror":"https://ror.org/013q33h79","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I28221208","https://openalex.org/I4210095849","https://openalex.org/I4210100151","https://openalex.org/I56067802","https://openalex.org/I97188460"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Julien Heulot","raw_affiliation_strings":["IETR, CNRS UMR, Rennes, France","IETR - Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique (Campus de Beaulieu B\u00e2timent 11D\r\n263 Av.G\u00e9n\u00e9ral Leclerc-CS 74205\r\n 35042 Rennes Cedex - France)"],"affiliations":[{"raw_affiliation_string":"IETR, CNRS UMR, Rennes, France","institution_ids":["https://openalex.org/I4210100151","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"IETR - Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique (Campus de Beaulieu B\u00e2timent 11D\r\n263 Av.G\u00e9n\u00e9ral Leclerc-CS 74205\r\n 35042 Rennes Cedex - France)","institution_ids":["https://openalex.org/I4210100151"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032841581","display_name":"Judica\u00ebl Menant","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100151","display_name":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","ror":"https://ror.org/013q33h79","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I28221208","https://openalex.org/I4210095849","https://openalex.org/I4210100151","https://openalex.org/I56067802","https://openalex.org/I97188460"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Judicael Menant","raw_affiliation_strings":["IETR, CNRS UMR, Rennes, France","IETR - Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique (Campus de Beaulieu B\u00e2timent 11D\r\n263 Av.G\u00e9n\u00e9ral Leclerc-CS 74205\r\n 35042 Rennes Cedex - France)"],"affiliations":[{"raw_affiliation_string":"IETR, CNRS UMR, Rennes, France","institution_ids":["https://openalex.org/I4210100151","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"IETR - Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique (Campus de Beaulieu B\u00e2timent 11D\r\n263 Av.G\u00e9n\u00e9ral Leclerc-CS 74205\r\n 35042 Rennes Cedex - France)","institution_ids":["https://openalex.org/I4210100151"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046104895","display_name":"Maxime Pelcat","orcid":"https://orcid.org/0000-0002-1158-0915"},"institutions":[{"id":"https://openalex.org/I4210100151","display_name":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","ror":"https://ror.org/013q33h79","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I28221208","https://openalex.org/I4210095849","https://openalex.org/I4210100151","https://openalex.org/I56067802","https://openalex.org/I97188460"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Maxime Pelcat","raw_affiliation_strings":["IETR, CNRS UMR, Rennes, France","IETR - Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique (Campus de Beaulieu B\u00e2timent 11D\r\n263 Av.G\u00e9n\u00e9ral Leclerc-CS 74205\r\n 35042 Rennes Cedex - France)"],"affiliations":[{"raw_affiliation_string":"IETR, CNRS UMR, Rennes, France","institution_ids":["https://openalex.org/I4210100151","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"IETR - Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique (Campus de Beaulieu B\u00e2timent 11D\r\n263 Av.G\u00e9n\u00e9ral Leclerc-CS 74205\r\n 35042 Rennes Cedex - France)","institution_ids":["https://openalex.org/I4210100151"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041007136","display_name":"Jean-Fran\u00e7ois Nezan","orcid":"https://orcid.org/0000-0002-0609-4592"},"institutions":[{"id":"https://openalex.org/I4210100151","display_name":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","ror":"https://ror.org/013q33h79","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I28221208","https://openalex.org/I4210095849","https://openalex.org/I4210100151","https://openalex.org/I56067802","https://openalex.org/I97188460"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Francois Nezan","raw_affiliation_strings":["IETR, CNRS UMR, Rennes, France","IETR - Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique (Campus de Beaulieu B\u00e2timent 11D\r\n263 Av.G\u00e9n\u00e9ral Leclerc-CS 74205\r\n 35042 Rennes Cedex - France)"],"affiliations":[{"raw_affiliation_string":"IETR, CNRS UMR, Rennes, France","institution_ids":["https://openalex.org/I4210100151","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"IETR - Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique (Campus de Beaulieu B\u00e2timent 11D\r\n263 Av.G\u00e9n\u00e9ral Leclerc-CS 74205\r\n 35042 Rennes Cedex - France)","institution_ids":["https://openalex.org/I4210100151"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000331460","display_name":"Luce Morin","orcid":"https://orcid.org/0000-0001-8241-1425"},"institutions":[{"id":"https://openalex.org/I4210100151","display_name":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","ror":"https://ror.org/013q33h79","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I28221208","https://openalex.org/I4210095849","https://openalex.org/I4210100151","https://openalex.org/I56067802","https://openalex.org/I97188460"]},{"id":"https://openalex.org/I4210143287","display_name":"Institut de Recherche Technologique B-com","ror":"https://ror.org/03cejhk28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I4210143287"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Luce Morin","raw_affiliation_strings":["IETR, CNRS UMR, Rennes, France","IETR - Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique (Campus de Beaulieu B\u00e2timent 11D\r\n263 Av.G\u00e9n\u00e9ral Leclerc-CS 74205\r\n 35042 Rennes Cedex - France)","IRT b-com - Institut de Recherche Technologique b-com (ZAC des Champs Blancs \u2013 1219 avenue Champs Blancs \u2013 35510 \u2013 Cesson-S\u00e9vign\u00e9  - France)"],"affiliations":[{"raw_affiliation_string":"IETR, CNRS UMR, Rennes, France","institution_ids":["https://openalex.org/I4210100151","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"IETR - Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique (Campus de Beaulieu B\u00e2timent 11D\r\n263 Av.G\u00e9n\u00e9ral Leclerc-CS 74205\r\n 35042 Rennes Cedex - France)","institution_ids":["https://openalex.org/I4210100151"]},{"raw_affiliation_string":"IRT b-com - Institut de Recherche Technologique b-com (ZAC des Champs Blancs \u2013 1219 avenue Champs Blancs \u2013 35510 \u2013 Cesson-S\u00e9vign\u00e9  - France)","institution_ids":["https://openalex.org/I4210143287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006214826","display_name":"Muriel Pressigout","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100151","display_name":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","ror":"https://ror.org/013q33h79","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I28221208","https://openalex.org/I4210095849","https://openalex.org/I4210100151","https://openalex.org/I56067802","https://openalex.org/I97188460"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Muriel Pressigout","raw_affiliation_strings":["IETR, CNRS UMR, Rennes, France","IETR - Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique (Campus de Beaulieu B\u00e2timent 11D\r\n263 Av.G\u00e9n\u00e9ral Leclerc-CS 74205\r\n 35042 Rennes Cedex - France)"],"affiliations":[{"raw_affiliation_string":"IETR, CNRS UMR, Rennes, France","institution_ids":["https://openalex.org/I4210100151","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"IETR - Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique (Campus de Beaulieu B\u00e2timent 11D\r\n263 Av.G\u00e9n\u00e9ral Leclerc-CS 74205\r\n 35042 Rennes Cedex - France)","institution_ids":["https://openalex.org/I4210100151"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078666713","display_name":"Slaheddine Aridhi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090635","display_name":"Texas Instruments (France)","ror":"https://ror.org/0018whg19","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210090635","https://openalex.org/I74760111"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["FR","US"],"is_corresponding":false,"raw_author_name":"Slaheddine Aridhi","raw_affiliation_strings":["Texas Instruments France 5 Chemin Des Presses, Cagnes-Sur-Mer, France","CIV Texas Instruments (United States)"],"affiliations":[{"raw_affiliation_string":"Texas Instruments France 5 Chemin Des Presses, Cagnes-Sur-Mer, France","institution_ids":["https://openalex.org/I4210090635"]},{"raw_affiliation_string":"CIV Texas Instruments (United States)","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5010138179"],"corresponding_institution_ids":["https://openalex.org/I4210100151","https://openalex.org/I1294671590"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.02574491,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9262040853500366},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8147850036621094},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7919650673866272},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7737703919410706},{"id":"https://openalex.org/keywords/real-time-operating-system","display_name":"Real-time operating system","score":0.6471893787384033},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5668841600418091},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.49973011016845703},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.48839324712753296},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.4625202417373657},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4092200994491577},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3955458998680115},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24961262941360474},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07406654953956604}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9262040853500366},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8147850036621094},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7919650673866272},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7737703919410706},{"id":"https://openalex.org/C28472234","wikidata":"https://www.wikidata.org/wiki/Q213666","display_name":"Real-time operating system","level":2,"score":0.6471893787384033},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5668841600418091},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.49973011016845703},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.48839324712753296},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.4625202417373657},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4092200994491577},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3955458998680115},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24961262941360474},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07406654953956604}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dasip.2014.7115611","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2014.7115611","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1970886598","https://openalex.org/W1996126470","https://openalex.org/W2091158003"],"related_works":["https://openalex.org/W4292018701","https://openalex.org/W2053766034","https://openalex.org/W4311951637","https://openalex.org/W4281711577","https://openalex.org/W1985964844","https://openalex.org/W2106200299","https://openalex.org/W2214202562","https://openalex.org/W2178653557","https://openalex.org/W2540211551","https://openalex.org/W2994908368"],"abstract_inverted_index":{"This":[0,29],"demonstration":[1,89],"paper":[2],"presents":[3],"a":[4,13,21,73,79,91,108],"multicore":[5,22,65],"Real":[6],"Time":[7],"Operating":[8],"System":[9],"(RTOS)":[10],"that":[11],"schedules":[12],"parameterized":[14],"dataflow":[15],"Model":[16],"of":[17,82,101],"Computation":[18],"(MoC)":[19],"onto":[20,64],"Digital":[23],"Signal":[24],"Processor":[25],"(DSP)":[26],"at":[27,52],"runtime.":[28],"RTOS":[30,68],"called":[31],"Synchronous":[32,45],"Parameterized":[33,42],"and":[34,43,49,59,114],"Interfaced":[35,44],"Dataflow":[36,46],"Embedded":[37],"Runtime":[38],"(SPIDER)":[39],"exploits":[40],"the":[41],"(PiSDF)":[47],"MoC":[48],"its":[50],"features":[51],"runtime":[53],"to":[54,60,71],"identify":[55],"locally":[56],"static":[57],"regions":[58],"optimize":[61],"their":[62],"execution":[63],"platforms.":[66],"The":[67,84],"is":[69,90],"used":[70,86],"dispatch":[72],"stereo":[74],"matching":[75],"algorithm":[76],"tasks":[77],"with":[78],"varying":[80],"range":[81],"disparities.":[83],"platform":[85],"for":[87],"this":[88],"Texas":[92],"Instruments":[93],"Keystone":[94],"II":[95],"Multiprocessor":[96],"System-on-Chip":[97],"(MPSoC)":[98],"device":[99],"composed":[100],"8":[102],"DSP":[103],"cores,":[104,107],"4":[105],"ARM":[106],"shared":[109],"memory":[110],"subsystem,":[111],"Multicore":[112],"Navigator":[113],"multiple":[115],"dedicated":[116],"accelerators.":[117]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}