{"id":"https://openalex.org/W1572117173","doi":"https://doi.org/10.1109/dasip.2014.7115605","title":"Automatic generation of dataflow-based reconfigurable co-processing units","display_name":"Automatic generation of dataflow-based reconfigurable co-processing units","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W1572117173","doi":"https://doi.org/10.1109/dasip.2014.7115605","mag":"1572117173"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2014.7115605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2014.7115605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064892510","display_name":"Carlo Sau","orcid":"https://orcid.org/0000-0003-0436-2706"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Carlo Sau","raw_affiliation_strings":["ITA, University of Cagliari","DIEE - Microelectronics and Bioengineering Lab, University of Cagliari, ITA"],"affiliations":[{"raw_affiliation_string":"ITA, University of Cagliari","institution_ids":["https://openalex.org/I172446870"]},{"raw_affiliation_string":"DIEE - Microelectronics and Bioengineering Lab, University of Cagliari, ITA","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028624281","display_name":"Francesca Palumbo","orcid":"https://orcid.org/0000-0002-6155-1979"},"institutions":[{"id":"https://openalex.org/I159650629","display_name":"University of Sassari","ror":"https://ror.org/01bnjbv91","country_code":"IT","type":"education","lineage":["https://openalex.org/I159650629"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesca Palumbo","raw_affiliation_strings":["ITA, University of Sassari","PolComIng - Information Engineering Unit, University of Sassari, ITA"],"affiliations":[{"raw_affiliation_string":"ITA, University of Sassari","institution_ids":["https://openalex.org/I159650629"]},{"raw_affiliation_string":"PolComIng - Information Engineering Unit, University of Sassari, ITA","institution_ids":["https://openalex.org/I159650629"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5064892510"],"corresponding_institution_ids":["https://openalex.org/I172446870"],"apc_list":null,"apc_paid":null,"fwci":0.613,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66285258,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"41","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9150722026824951},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8425475358963013},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6264697313308716},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6050848364830017},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5385903120040894},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5334643721580505},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4915564954280853},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4486819803714752},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43241679668426514},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.42849308252334595},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.285826712846756}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9150722026824951},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8425475358963013},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6264697313308716},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6050848364830017},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5385903120040894},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5334643721580505},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4915564954280853},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4486819803714752},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43241679668426514},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.42849308252334595},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.285826712846756},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dasip.2014.7115605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2014.7115605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unica.it:11584/105857","is_oa":false,"landing_page_url":"http://hdl.handle.net/11584/105857","pdf_url":null,"source":{"id":"https://openalex.org/S4377196293","display_name":"UNICA IRIS Institutional Research Information System (University of Cagliari)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172446870","host_organization_name":"University of Cagliari","host_organization_lineage":["https://openalex.org/I172446870"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1518736566","https://openalex.org/W1547672015","https://openalex.org/W1559577056","https://openalex.org/W1562160190","https://openalex.org/W1597755753","https://openalex.org/W1998849536","https://openalex.org/W2009674297","https://openalex.org/W2029891867","https://openalex.org/W2033178848","https://openalex.org/W2039998884","https://openalex.org/W2048887547","https://openalex.org/W2048942138","https://openalex.org/W2052494968","https://openalex.org/W2056509023","https://openalex.org/W2070392651","https://openalex.org/W2076995679","https://openalex.org/W2077119139","https://openalex.org/W2092645629","https://openalex.org/W2102041794","https://openalex.org/W2116553927","https://openalex.org/W2118124464","https://openalex.org/W2120431055","https://openalex.org/W2120672628","https://openalex.org/W2121844610","https://openalex.org/W2127044011","https://openalex.org/W2131060953","https://openalex.org/W2132919235","https://openalex.org/W3140458327","https://openalex.org/W4234592889","https://openalex.org/W4238617151","https://openalex.org/W6633495097","https://openalex.org/W6633592727","https://openalex.org/W6635964534","https://openalex.org/W6660496247","https://openalex.org/W6820631947","https://openalex.org/W7053400762"],"related_works":["https://openalex.org/W2999668243","https://openalex.org/W1612076744","https://openalex.org/W2126857316","https://openalex.org/W2152074211","https://openalex.org/W2091330445","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2113308450","https://openalex.org/W2139962137"],"abstract_inverted_index":{"Hardware":[0],"accelerators":[1,129],"are":[2],"widely":[3],"adopted":[4,35],"to":[5,22,36,56,59,101],"speed":[6],"up":[7],"computationally":[8],"onerous":[9],"applications.":[10],"However":[11],"their":[12],"design":[13,71],"is":[14,50],"not":[15,51],"trivial,":[16],"especially":[17],"if":[18],"multiple":[19],"applications/kernels":[20],"need":[21],"be":[23,34,134,138],"served.":[24],"To":[25,62],"this":[26,64],"aim":[27],"the":[28,38,83,90,95,98,108,119,123,152,162],"Multi-Dataflow":[29],"Composer":[30],"(MDC)":[31],"tool":[32,100],"can":[33],"generate":[37],"internal":[39],"computing":[40],"core":[41],"of":[42,85,97,126,144],"flexible":[43],"and":[44,76,106],"reconfigurable":[45,75,127],"hardware":[46,78,128],"accelerators.":[47,61,109],"Nevertheless,":[48],"MDC":[49,99],"able,":[52],"as":[53,131],"it":[54,132,136],"is,":[55],"deploy":[57,107],"ready":[58],"use":[60,158],"address":[63],"lack,":[65],"we":[66],"conceived":[67],"a":[68,86,104,156,167],"fully":[69],"automated":[70],"flow":[72],"for":[73,122],"coarse-grained":[74],"memory-mapped":[77],"accelerators,":[79],"which":[80],"required:":[81],"a)":[82],"definition":[84],"generic":[87],"co-processing":[88],"template,":[89],"Template":[91],"Interface":[92],"Layer;":[93],"b)":[94],"extension":[96],"characterize":[102],"such":[103],"template":[105],"This":[110],"methodology":[111],"represents,":[112],"within":[113],"MPEG":[114],"Reconfigurable":[115],"Video":[116],"Coding":[117],"studies,":[118],"first":[120],"framework":[121],"automatic":[124],"generation":[125],"and,":[130],"will":[133],"discussed,":[135],"may":[137],"beneficial":[139],"also":[140],"in":[141,155],"other":[142],"contexts":[143],"execution":[145],"with":[146,166],"fairly":[147],"limited":[148],"adjustments.":[149],"Results":[150],"validated":[151],"proposed":[153],"approach":[154],"real":[157],"case":[159],"scenario,":[160],"comparing":[161],"automatically":[163],"generated":[164],"co-processor":[165],"previous":[168],"custom":[169],"one.":[170]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}