{"id":"https://openalex.org/W1963917474","doi":"https://doi.org/10.1109/dasip.2011.6136900","title":"High-level modelling and automatic generation of dynamicaly reconfigurable systems","display_name":"High-level modelling and automatic generation of dynamicaly reconfigurable systems","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W1963917474","doi":"https://doi.org/10.1109/dasip.2011.6136900","mag":"1963917474"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2011.6136900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2011.6136900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044516813","display_name":"Gilberto Ochoa\u2010Ruiz","orcid":"https://orcid.org/0000-0002-9896-8727"},"institutions":[{"id":"https://openalex.org/I4210136953","display_name":"Laboratoire d\u2019\u00c9lectronique, Informatique et Image","ror":"https://ror.org/04gnd7c94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210118524","https://openalex.org/I4210134562","https://openalex.org/I4210136953","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Gilberto Ochoa","raw_affiliation_strings":["LE2I Laboratory, Burgundy University, Dijon, France","LE2I Laboratory - Burgundy University - Dijon Cedex, France"],"affiliations":[{"raw_affiliation_string":"LE2I Laboratory, Burgundy University, Dijon, France","institution_ids":["https://openalex.org/I4210136953"]},{"raw_affiliation_string":"LE2I Laboratory - Burgundy University - Dijon Cedex, France","institution_ids":["https://openalex.org/I4210136953"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033215653","display_name":"El\u2010Bay Bourennane","orcid":"https://orcid.org/0000-0002-4809-3002"},"institutions":[{"id":"https://openalex.org/I4210136953","display_name":"Laboratoire d\u2019\u00c9lectronique, Informatique et Image","ror":"https://ror.org/04gnd7c94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210118524","https://openalex.org/I4210134562","https://openalex.org/I4210136953","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"El-Bay Bourennane","raw_affiliation_strings":["LE2I Laboratory, Burgundy University, Dijon, France","LE2I Laboratory - Burgundy University - Dijon Cedex, France"],"affiliations":[{"raw_affiliation_string":"LE2I Laboratory, Burgundy University, Dijon, France","institution_ids":["https://openalex.org/I4210136953"]},{"raw_affiliation_string":"LE2I Laboratory - Burgundy University - Dijon Cedex, France","institution_ids":["https://openalex.org/I4210136953"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090445799","display_name":"Hassan Rabah","orcid":"https://orcid.org/0000-0001-6334-3084"},"institutions":[{"id":"https://openalex.org/I4210110792","display_name":"Centre de Recherche en Automatique de Nancy","ror":"https://ror.org/022r5hc56","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210099203","https://openalex.org/I4210100260","https://openalex.org/I4210110792","https://openalex.org/I4210159245","https://openalex.org/I90183372"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Hassan Rabah","raw_affiliation_strings":["LIENBP239, Nancy University, Vandoeuvre-Les-Nancy, France","Nancy University, LIENBP239, 54506 Vandoeuvre-Les-Nancy, France"],"affiliations":[{"raw_affiliation_string":"LIENBP239, Nancy University, Vandoeuvre-Les-Nancy, France","institution_ids":["https://openalex.org/I4210110792"]},{"raw_affiliation_string":"Nancy University, LIENBP239, 54506 Vandoeuvre-Les-Nancy, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081214471","display_name":"Ouassila Labbani","orcid":"https://orcid.org/0000-0001-5521-0126"},"institutions":[{"id":"https://openalex.org/I4210136953","display_name":"Laboratoire d\u2019\u00c9lectronique, Informatique et Image","ror":"https://ror.org/04gnd7c94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210118524","https://openalex.org/I4210134562","https://openalex.org/I4210136953","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ouassila Labbani","raw_affiliation_strings":["LE2I Laboratory, Burgundy University, Dijon, France","LE2I Laboratory - Burgundy University - Dijon Cedex, France"],"affiliations":[{"raw_affiliation_string":"LE2I Laboratory, Burgundy University, Dijon, France","institution_ids":["https://openalex.org/I4210136953"]},{"raw_affiliation_string":"LE2I Laboratory - Burgundy University - Dijon Cedex, France","institution_ids":["https://openalex.org/I4210136953"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5044516813"],"corresponding_institution_ids":["https://openalex.org/I4210136953"],"apc_list":null,"apc_paid":null,"fwci":0.5037,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.6357736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microblaze","display_name":"MicroBlaze","score":0.8267573118209839},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7911211252212524},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7700816988945007},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7216523885726929},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6329869627952576},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6168150305747986},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.6054662466049194},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5920166969299316},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5338389277458191},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4483889937400818},{"id":"https://openalex.org/keywords/standardization","display_name":"Standardization","score":0.4336104393005371},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4269475042819977},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.25701189041137695},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1466314196586609},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1081094741821289},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.09373050928115845}],"concepts":[{"id":"https://openalex.org/C2777575374","wikidata":"https://www.wikidata.org/wiki/Q1644704","display_name":"MicroBlaze","level":3,"score":0.8267573118209839},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7911211252212524},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7700816988945007},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7216523885726929},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6329869627952576},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6168150305747986},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.6054662466049194},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5920166969299316},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5338389277458191},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4483889937400818},{"id":"https://openalex.org/C188087704","wikidata":"https://www.wikidata.org/wiki/Q369577","display_name":"Standardization","level":2,"score":0.4336104393005371},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4269475042819977},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.25701189041137695},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1466314196586609},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1081094741821289},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09373050928115845},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dasip.2011.6136900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2011.6136900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-03983282v1","is_oa":false,"landing_page_url":"https://hal.science/hal-03983282","pdf_url":null,"source":{"id":"https://openalex.org/S4406922398","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP), IEEE, pp.1-8, 2012, ⟨10.1109/dasip.2011.6136900⟩","raw_type":"Proceedings"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.47999998927116394}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320883","display_name":"Agence Nationale de la Recherche","ror":"https://ror.org/00rbzpz17"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W156921408","https://openalex.org/W1846919312","https://openalex.org/W2033524082","https://openalex.org/W2103942479","https://openalex.org/W2107493593","https://openalex.org/W2112287792","https://openalex.org/W2114431978","https://openalex.org/W2116479634","https://openalex.org/W2123065498","https://openalex.org/W2133769740","https://openalex.org/W2148739952","https://openalex.org/W2167716702","https://openalex.org/W2171212813","https://openalex.org/W2278070240","https://openalex.org/W2538318218","https://openalex.org/W3147500287","https://openalex.org/W4240976302","https://openalex.org/W4251550447","https://openalex.org/W4255281607","https://openalex.org/W6606423355","https://openalex.org/W6676973020"],"related_works":["https://openalex.org/W1521892965","https://openalex.org/W2016688446","https://openalex.org/W2586089541","https://openalex.org/W2906776606","https://openalex.org/W1977754481","https://openalex.org/W135171136","https://openalex.org/W1963917474","https://openalex.org/W2976906885","https://openalex.org/W2388040150","https://openalex.org/W4230718388"],"abstract_inverted_index":{"Dynamic":[0],"Partial":[1],"Reconfiguration":[2],"(DPR)":[3],"has":[4],"been":[5],"introduced":[6],"in":[7,68,124],"recent":[8,54],"years":[9],"as":[10,140],"a":[11,28,170],"method":[12],"to":[13,44,65,71,76,95,120,135,149],"increase":[14],"the":[15,46,53,57,91,108,111,117,125,137,143,151,155],"flexibility":[16],"of":[17,48,56,93,110,116],"FPGA":[18],"designs.":[19,102],"However,":[20],"using":[21,162],"DPR":[22,100,122,156,173],"for":[23],"building":[24],"complex":[25,49],"systems":[26],"remains":[27],"daunting":[29],"task.":[30],"Recently,":[31],"approaches":[32],"based":[33,172],"on":[34],"MDE":[35,69],"and":[36,75,97,119,146,167],"UML":[37],"MARTE":[38],"standard":[39],"have":[40],"emerged":[41],"which":[42,89],"aim":[43],"simplify":[45],"design":[47,78],"SoCs.":[50],"Moreover,":[51],"with":[52],"standardization":[55],"IP-XACT":[58,94,131],"specification,":[59],"there":[60],"is":[61,107,160],"an":[62,86],"increasing":[63],"interest":[64],"use":[66],"it":[67],"methodologies":[70],"ease":[72],"system":[73,118],"integration":[74],"enable":[77],"flow":[79,145],"automation.":[80],"In":[81,103],"this":[82],"paper":[83],"we":[84],"propose":[85],"MARTE/MDE":[87],"approach":[88],"exploits":[90],"capabilities":[92],"model":[96],"automatically":[98],"generate":[99,150],"SoC":[101],"particular,":[104],"our":[105],"goal":[106],"creation":[109],"structural":[112],"top":[113],"level":[114],"description":[115],"include":[121],"support":[123],"used":[126,153],"IP":[127],"cores.":[128],"The":[129,158],"generated":[130],"descriptions":[132],"are":[133],"transformed":[134],"obtain":[136],"files":[138],"required":[139],"inputs":[141],"by":[142,154],"EDK":[144],"then":[147],"synthesized":[148],"netlists":[152],"flow.":[157],"methodology":[159],"demonstrated":[161],"two":[163],"CODEC":[164],"cores":[165],"(CAVLC":[166],"VLC)":[168],"into":[169],"MicroBlaze":[171],"SoC.":[174]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}