{"id":"https://openalex.org/W2030877287","doi":"https://doi.org/10.1109/dasip.2011.6136897","title":"Methodology for designing partially reconfigurable systems using transaction-level modeling","display_name":"Methodology for designing partially reconfigurable systems using transaction-level modeling","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2030877287","doi":"https://doi.org/10.1109/dasip.2011.6136897","mag":"2030877287"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2011.6136897","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2011.6136897","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067494615","display_name":"Fran\u00e7ois Duhem","orcid":"https://orcid.org/0000-0002-5741-594X"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Francois Duhem","raw_affiliation_strings":["LEAT/CNRS, University of Nice-Sophia Antipolis, France","University of Nice-Sophia Antipolis/LEAT-CNRS"],"affiliations":[{"raw_affiliation_string":"LEAT/CNRS, University of Nice-Sophia Antipolis, France","institution_ids":["https://openalex.org/I201841394","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"University of Nice-Sophia Antipolis/LEAT-CNRS","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110939485","display_name":"Fabrice Muller","orcid":"https://orcid.org/0000-0003-0887-651X"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fabrice Muller","raw_affiliation_strings":["LEAT/CNRS, University of Nice-Sophia Antipolis, France","University of Nice-Sophia Antipolis/LEAT-CNRS"],"affiliations":[{"raw_affiliation_string":"LEAT/CNRS, University of Nice-Sophia Antipolis, France","institution_ids":["https://openalex.org/I201841394","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"University of Nice-Sophia Antipolis/LEAT-CNRS","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108825464","display_name":"Philippe Lorenzini","orcid":null},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Philippe Lorenzini","raw_affiliation_strings":["LEAT/CNRS, University of Nice-Sophia Antipolis, France","University of Nice-Sophia Antipolis/LEAT-CNRS"],"affiliations":[{"raw_affiliation_string":"LEAT/CNRS, University of Nice-Sophia Antipolis, France","institution_ids":["https://openalex.org/I201841394","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"University of Nice-Sophia Antipolis/LEAT-CNRS","institution_ids":["https://openalex.org/I201841394"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5067494615"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I201841394"],"apc_list":null,"apc_paid":null,"fwci":0.5154,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.66080471,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"55","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8907144069671631},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8625519275665283},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.8477325439453125},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8368882536888123},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6957275867462158},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5320834517478943},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.525615394115448},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5095984935760498},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.506799042224884},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4986913204193115},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46724724769592285},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4635533392429352},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4282380938529968},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.42066723108291626},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.186472088098526},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12860837578773499}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8907144069671631},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8625519275665283},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.8477325439453125},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8368882536888123},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6957275867462158},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5320834517478943},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.525615394115448},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5095984935760498},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.506799042224884},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4986913204193115},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46724724769592285},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4635533392429352},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4282380938529968},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.42066723108291626},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.186472088098526},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12860837578773499},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dasip.2011.6136897","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2011.6136897","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00662439v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00662439","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Design and Architectures for Signal and Image Processing (DASIP), Nov 2011, Tampere, Finland. pp.Session 2 \"Reconfigurable Systems & Tools for Signal & Image Processing\"","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1556219","https://openalex.org/W217510991","https://openalex.org/W1560143599","https://openalex.org/W2033524082","https://openalex.org/W2058263611","https://openalex.org/W2096001533","https://openalex.org/W2108506872","https://openalex.org/W2115294662","https://openalex.org/W2119501389","https://openalex.org/W2148197902","https://openalex.org/W2151174323","https://openalex.org/W2245778606","https://openalex.org/W2399968618","https://openalex.org/W3144225254","https://openalex.org/W4238435901","https://openalex.org/W4254880715","https://openalex.org/W4299566147","https://openalex.org/W6820139873"],"related_works":["https://openalex.org/W2170029576","https://openalex.org/W1525398417","https://openalex.org/W2548514518","https://openalex.org/W2790192245","https://openalex.org/W1996984607","https://openalex.org/W2059569687","https://openalex.org/W1831349210","https://openalex.org/W2552808814","https://openalex.org/W2537443402","https://openalex.org/W2143185107"],"abstract_inverted_index":{"As":[0],"a":[1,7,17,82,106,115,126],"matter":[2],"of":[3,9,20,26,67,111,125],"fact,":[4],"there":[5],"is":[6,120],"lack":[8],"tools":[10],"handling":[11],"partially":[12],"reconfigurable":[13,112,128],"FPGAs":[14],"modeling":[15,54,75,124],"at":[16],"high":[18],"level":[19,74],"abstraction":[21],"that":[22],"give":[23],"sufficient":[24],"degree":[25],"freedom":[27],"to":[28,42,63,85,104],"the":[29,65,78,123],"designer":[30],"for":[31,76,91,114],"testing":[32],"scheduling":[33,89],"algorithms.":[34],"In":[35],"this":[36,44],"paper,":[37],"we":[38],"present":[39],"our":[40,96],"methodology":[41,119],"fill":[43],"gap":[45],"and":[46,71,87],"take":[47],"into":[48,52],"account":[49],"partial":[50],"reconfiguration":[51,83],"high-level":[53],"with":[55,122],"SystemC.":[56],"Our":[57,118],"approach":[58],"relies":[59],"on":[60,72],"dynamic":[61],"threads":[62],"change":[64],"functionality":[66],"modules":[68],"during":[69],"runtime":[70],"transaction":[73],"all":[77],"communications.":[79],"We":[80],"introduce":[81],"manager":[84],"develop":[86],"validate":[88],"algorithms":[90],"hardware":[92],"tasks":[93],"management.":[94],"Moreover,":[95],"simulator":[97],"performs":[98],"design":[99],"space":[100],"exploration":[101],"in":[102],"order":[103],"find":[105],"viable":[107],"implementation":[108],"(in":[109],"terms":[110],"zones)":[113],"given":[116],"application.":[117],"validated":[121],"dynamically":[127],"video":[129],"transcoding":[130],"chain.":[131]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}