{"id":"https://openalex.org/W1975491204","doi":"https://doi.org/10.1109/dasip.2011.6136877","title":"A unified hardware/software co-synthesis solution for signal processing systems","display_name":"A unified hardware/software co-synthesis solution for signal processing systems","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W1975491204","doi":"https://doi.org/10.1109/dasip.2011.6136877","mag":"1975491204"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2011.6136877","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2011.6136877","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-00717244","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033404153","display_name":"Endri Bezati","orcid":"https://orcid.org/0000-0003-3446-9838"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Endri Bezati","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","Ecole Polytechnique Federale de Lausanne, CH-1015 Lausanne, Switzerland#TAB#"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne, CH-1015 Lausanne, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066663156","display_name":"Herv\u00e9 Yviquel","orcid":"https://orcid.org/0000-0003-1214-3431"},"institutions":[{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]},{"id":"https://openalex.org/I56067802","display_name":"Universit\u00e9 de Rennes","ror":"https://ror.org/015m7wh34","country_code":"FR","type":"education","lineage":["https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Herve Yviquel","raw_affiliation_strings":["IRISA, University of Rennes I, Lannion, France","IRISA/University of Rennes 1, F-22300 Lannion, France"],"affiliations":[{"raw_affiliation_string":"IRISA, University of Rennes I, Lannion, France","institution_ids":["https://openalex.org/I2802519937","https://openalex.org/I56067802"]},{"raw_affiliation_string":"IRISA/University of Rennes 1, F-22300 Lannion, France","institution_ids":["https://openalex.org/I56067802"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113536838","display_name":"Michael Raulet","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100151","display_name":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","ror":"https://ror.org/013q33h79","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I28221208","https://openalex.org/I4210095849","https://openalex.org/I4210100151","https://openalex.org/I56067802","https://openalex.org/I97188460"]},{"id":"https://openalex.org/I28221208","display_name":"Institut National des Sciences Appliqu\u00e9es de Rennes","ror":"https://ror.org/04xaa4j22","country_code":"FR","type":"education","lineage":["https://openalex.org/I28221208"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Michael Raulet","raw_affiliation_strings":["IETR, INSA Rennes, Rennes, France","IETR/INSA of Rennes, F-35708 Rennes, France"],"affiliations":[{"raw_affiliation_string":"IETR, INSA Rennes, Rennes, France","institution_ids":["https://openalex.org/I28221208","https://openalex.org/I4210100151"]},{"raw_affiliation_string":"IETR/INSA of Rennes, F-35708 Rennes, France","institution_ids":["https://openalex.org/I28221208","https://openalex.org/I4210100151"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013188524","display_name":"Marco Mattavelli","orcid":"https://orcid.org/0000-0002-7742-0332"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Marco Mattavelli","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","Ecole Polytechnique Federale de Lausanne, CH-1015 Lausanne, Switzerland#TAB#"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne, CH-1015 Lausanne, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5033404153"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":2.0615,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.87100635,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"153","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7807453870773315},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6574658155441284},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6450155377388},{"id":"https://openalex.org/keywords/codec","display_name":"Codec","score":0.6352113485336304},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4840344786643982},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46472078561782837},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4590297043323517},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4559593200683594},{"id":"https://openalex.org/keywords/jpeg","display_name":"JPEG","score":0.4164111912250519},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41066741943359375},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36095792055130005},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.21627956628799438},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.14352956414222717},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13780301809310913}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7807453870773315},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6574658155441284},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6450155377388},{"id":"https://openalex.org/C161765866","wikidata":"https://www.wikidata.org/wiki/Q184748","display_name":"Codec","level":2,"score":0.6352113485336304},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4840344786643982},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46472078561782837},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4590297043323517},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4559593200683594},{"id":"https://openalex.org/C198751489","wikidata":"https://www.wikidata.org/wiki/Q2195","display_name":"JPEG","level":3,"score":0.4164111912250519},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41066741943359375},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36095792055130005},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.21627956628799438},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.14352956414222717},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13780301809310913},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/dasip.2011.6136877","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2011.6136877","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.593.4885","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.593.4885","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://hal.inria.fr/docs/00/71/72/44/PDF/dasip2011-main.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:hal-00717244v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00717244","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design and Architectures for Signal and Image Processing (DASIP), 2011 Conference on, 2011, France. pp.1 -6, ⟨10.1109/DASIP.2011.6136877⟩","raw_type":"Conference papers"},{"id":"pmh:oai:infoscience.epfl.ch:173458","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/173458","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-00717244v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00717244","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design and Architectures for Signal and Image Processing (DASIP), 2011 Conference on, 2011, France. pp.1 -6, ⟨10.1109/DASIP.2011.6136877⟩","raw_type":"Conference papers"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1966844574","https://openalex.org/W2016688446","https://openalex.org/W2029823978","https://openalex.org/W2030843004","https://openalex.org/W2103581911","https://openalex.org/W2114194010","https://openalex.org/W2132457452","https://openalex.org/W2132919235","https://openalex.org/W2143183078","https://openalex.org/W2169756956","https://openalex.org/W6654550000","https://openalex.org/W6658073312","https://openalex.org/W6679502742"],"related_works":["https://openalex.org/W4200377430","https://openalex.org/W2147471256","https://openalex.org/W2135482679","https://openalex.org/W2035070505","https://openalex.org/W1973862904","https://openalex.org/W2142012722","https://openalex.org/W181593118","https://openalex.org/W2077870657","https://openalex.org/W2005521283","https://openalex.org/W2760697131"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,8,36,46,50,97],"methodology":[4],"to":[5,23,38,58],"specify":[6],"from":[7],"high-level":[9],"data-flow":[10,25],"description":[11],"an":[12,21,33,65],"application":[13,90],"for":[14,91,101],"both":[15],"hardware":[16,70,94],"and":[17,27,63,71,93],"software":[18,72,92],"synthesis.":[19],"Firstly,":[20],"introduction":[22],"RVC-Cal":[24,57,81],"programming":[26],"Orcc":[28],"framework":[29],"is":[30,43],"presented.":[31],"Furthermore,":[32],"analysis":[34,66],"of":[35,48,67,86],"close":[37],"gate":[39],"intermediate":[40],"representation":[41],"(XLIM)":[42],"bestowed.":[44],"As":[45],"proof":[47],"concept":[49],"JPEG":[51],"codec":[52],"was":[53],"written":[54],"purely":[55],"in":[56],"test":[59],"the":[60,68,84,88],"co-synthesis":[61],"tools":[62],"then":[64],"generated":[69],"results":[73],"are":[74],"given.":[75],"Our":[76],"experience":[77],"shows":[78],"that":[79],"using":[80],"can":[82],"unify":[83],"process":[85],"creating":[87],"same":[89],"without":[95],"modifying":[96],"single":[98],"source":[99],"code":[100],"each":[102],"solution.":[103]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":6}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}