{"id":"https://openalex.org/W2066610655","doi":"https://doi.org/10.1109/dasip.2011.6136866","title":"High speed VLSI architecture for 2-D lifting Discrete Wavelet Transform","display_name":"High speed VLSI architecture for 2-D lifting Discrete Wavelet Transform","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2066610655","doi":"https://doi.org/10.1109/dasip.2011.6136866","mag":"2066610655"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2011.6136866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2011.6136866","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055835846","display_name":"Anand D. Darji","orcid":"https://orcid.org/0000-0003-0167-3453"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"A. D. Darji","raw_affiliation_strings":["Indian Institute of Technology Bombay, India","Indian Inst. of Technology, Bombay"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Indian Inst. of Technology, Bombay","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078725223","display_name":"Rajul Bansal","orcid":"https://orcid.org/0000-0001-7794-8025"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]},{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajul Bansal","raw_affiliation_strings":["Indian Institute of Technology Bombay, India","SVNIT Surat"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"SVNIT Surat","institution_ids":["https://openalex.org/I42014448"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079092830","display_name":"S. N. Merchant","orcid":"https://orcid.org/0000-0002-9119-6795"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. N. Merchant","raw_affiliation_strings":["Indian Institute of Technology Bombay, India","Indian Inst. of Technology, Bombay"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Indian Inst. of Technology, Bombay","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112072593","display_name":"A. N. Chandorkar","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. N. Chandorkar","raw_affiliation_strings":["Indian Institute of Technology Bombay, India","Indian Inst. of Technology, Bombay"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bombay, India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Indian Inst. of Technology, Bombay","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5055835846"],"corresponding_institution_ids":["https://openalex.org/I162827531"],"apc_list":null,"apc_paid":null,"fwci":0.5151,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68693252,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/discrete-wavelet-transform","display_name":"Discrete wavelet transform","score":0.7557882070541382},{"id":"https://openalex.org/keywords/lifting-scheme","display_name":"Lifting scheme","score":0.6377087831497192},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6100097894668579},{"id":"https://openalex.org/keywords/second-generation-wavelet-transform","display_name":"Second-generation wavelet transform","score":0.5739279389381409},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5635350942611694},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.542352020740509},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5281669497489929},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.449510395526886},{"id":"https://openalex.org/keywords/wavelet","display_name":"Wavelet","score":0.4325541853904724},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.4180181324481964},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.41585254669189453},{"id":"https://openalex.org/keywords/wavelet-transform","display_name":"Wavelet transform","score":0.3993169963359833},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35118937492370605},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33806902170181274},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3220067024230957},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3218408226966858},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.29717427492141724},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24919524788856506},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17670434713363647},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.09708723425865173}],"concepts":[{"id":"https://openalex.org/C46286280","wikidata":"https://www.wikidata.org/wiki/Q2414958","display_name":"Discrete wavelet transform","level":4,"score":0.7557882070541382},{"id":"https://openalex.org/C199550912","wikidata":"https://www.wikidata.org/wiki/Q3238415","display_name":"Lifting scheme","level":5,"score":0.6377087831497192},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6100097894668579},{"id":"https://openalex.org/C111350171","wikidata":"https://www.wikidata.org/wiki/Q7443700","display_name":"Second-generation wavelet transform","level":5,"score":0.5739279389381409},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5635350942611694},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.542352020740509},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5281669497489929},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.449510395526886},{"id":"https://openalex.org/C47432892","wikidata":"https://www.wikidata.org/wiki/Q831390","display_name":"Wavelet","level":2,"score":0.4325541853904724},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.4180181324481964},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.41585254669189453},{"id":"https://openalex.org/C196216189","wikidata":"https://www.wikidata.org/wiki/Q2867","display_name":"Wavelet transform","level":3,"score":0.3993169963359833},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35118937492370605},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33806902170181274},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3220067024230957},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3218408226966858},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.29717427492141724},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24919524788856506},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17670434713363647},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.09708723425865173},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dasip.2011.6136866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2011.6136866","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1584392810","https://openalex.org/W1983431527","https://openalex.org/W1998272579","https://openalex.org/W2007220779","https://openalex.org/W2015370045","https://openalex.org/W2130260887","https://openalex.org/W2131196771","https://openalex.org/W2132534805","https://openalex.org/W2138453916","https://openalex.org/W2148906849","https://openalex.org/W4251101141","https://openalex.org/W6679488601","https://openalex.org/W6681381407"],"related_works":["https://openalex.org/W2059234650","https://openalex.org/W1588899229","https://openalex.org/W2534725092","https://openalex.org/W1513700015","https://openalex.org/W2085792030","https://openalex.org/W2023142747","https://openalex.org/W2025989299","https://openalex.org/W2132530462","https://openalex.org/W2101997086","https://openalex.org/W2114308541"],"abstract_inverted_index":{"The":[0],"lifting":[1],"scheme":[2],"reduces":[3,55,122,142],"the":[4],"computational":[5],"complexity":[6],"for":[7,30,76,88,163],"computing":[8],"Discrete":[9],"Wavelet":[10],"Transform":[11],"(DWT)":[12],"compared":[13,61,125],"to":[14,62,84,89,126],"convolution.":[15],"We":[16],"have":[17],"proposed":[18],"a":[19,48,113],"high":[20],"performance":[21],"and":[22,47,100,115,144,174,190],"memory":[23],"efficient":[24],"architecture":[25,39,70,183],"with":[26,42],"parallel":[27,53],"scanning":[28,54],"method":[29],"2-D":[31,38,68,128],"DWT":[32,45,69,106,132],"using":[33,186],"5/3":[34,91],"Lifting":[35,92],"wavelet.":[36,93],"This":[37,94,182],"is":[40,81,95,147,184,191,202],"composed":[41],"two":[43,110,117],"1-D":[44,105],"units":[46],"Transpose":[49],"Unit":[50,161],"(TU).":[51],"Proposed":[52,67],"requirement":[56,87],"of":[57,149,151,155],"on-chip":[58],"line":[59,64],"buffer":[60,75],"other":[63,127],"based":[65,131],"scanning.":[66],"utilizes":[71],"only":[72],"2N":[73],"size":[74,150],"NxN":[77],"sized":[78],"image,":[79],"which":[80,121,141],"low":[82,198],"compare":[83],"3.5N":[85],"usual":[86],"implement":[90],"achieved":[96],"by":[97,179],"performing":[98],"column":[99],"row":[101],"transform":[102],"simultaneously.":[103],"Designed":[104,134],"module":[107],"can":[108],"process":[109],"inputs":[111],"at":[112,137],"time":[114],"produce":[116],"outputs":[118],"per":[119],"clock":[120,139],"latency":[123],"significantly":[124],"dual":[129],"scan":[130],"architectures.":[133],"TU":[135],"operates":[136],"half":[138],"rate":[140],"power":[143,178],"its":[145],"design":[146,171],"independent":[148],"input":[152],"image.":[153],"Instead":[154],"shifter":[156],"we":[157],"propose":[158],"Hardwired":[159],"Scaling":[160],"(HSU)":[162],"coefficient":[164],"multiplication.":[165],"Unlike":[166],"shift":[167],"register":[168],"unit":[169],"this":[170],"saves":[172],"clocks":[173],"helps":[175],"in":[176],"reducing":[177],"great":[180],"amount.":[181],"synthesized":[185],"Xilinx":[187],"ISE":[188],"10.1":[189],"implemented":[192],"on":[193],"Virtex-IIPRO":[194],"XC2VP30":[195],"FPGA.":[196],"Very":[197],"FPGA":[199],"resource":[200],"utilization":[201],"found.":[203]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}