{"id":"https://openalex.org/W2032390233","doi":"https://doi.org/10.1109/dasip.2011.6136857","title":"Task model and online operating system API for hardware tasks in OLLAF platform","display_name":"Task model and online operating system API for hardware tasks in OLLAF platform","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2032390233","doi":"https://doi.org/10.1109/dasip.2011.6136857","mag":"2032390233"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2011.6136857","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2011.6136857","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062048690","display_name":"Samuel Garcia","orcid":"https://orcid.org/0000-0001-6389-9779"},"institutions":[{"id":"https://openalex.org/I86175216","display_name":"\u00c9cole Nationale Sup\u00e9rieure de l'\u00c9lectronique et de ses Applications","ror":"https://ror.org/03qeacd72","country_code":"FR","type":"education","lineage":["https://openalex.org/I86175216"]},{"id":"https://openalex.org/I4210142324","display_name":"CY Cergy Paris Universit\u00e9","ror":"https://ror.org/043htjv09","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210142324"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Samuel Garcia","raw_affiliation_strings":["ETIS-ENSEA-CNRS UMR8051, University Cergy Pontoise, CERGY, France","ETIS - ENSEA - CNRS UMR8051 - Univ. Cergy Pontoise, 95014 CERGY, France"],"affiliations":[{"raw_affiliation_string":"ETIS-ENSEA-CNRS UMR8051, University Cergy Pontoise, CERGY, France","institution_ids":["https://openalex.org/I86175216","https://openalex.org/I4210142324","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"ETIS - ENSEA - CNRS UMR8051 - Univ. Cergy Pontoise, 95014 CERGY, France","institution_ids":["https://openalex.org/I86175216","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057674250","display_name":"Bertrand Granado","orcid":"https://orcid.org/0000-0002-9667-9737"},"institutions":[{"id":"https://openalex.org/I4210142324","display_name":"CY Cergy Paris Universit\u00e9","ror":"https://ror.org/043htjv09","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210142324"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I86175216","display_name":"\u00c9cole Nationale Sup\u00e9rieure de l'\u00c9lectronique et de ses Applications","ror":"https://ror.org/03qeacd72","country_code":"FR","type":"education","lineage":["https://openalex.org/I86175216"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Bertrand Granado","raw_affiliation_strings":["ETIS-ENSEA-CNRS UMR8051, University Cergy Pontoise, CERGY, France","ETIS - ENSEA - CNRS UMR8051 - Univ. Cergy Pontoise, 95014 CERGY, France"],"affiliations":[{"raw_affiliation_string":"ETIS-ENSEA-CNRS UMR8051, University Cergy Pontoise, CERGY, France","institution_ids":["https://openalex.org/I86175216","https://openalex.org/I4210142324","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"ETIS - ENSEA - CNRS UMR8051 - Univ. Cergy Pontoise, 95014 CERGY, France","institution_ids":["https://openalex.org/I86175216","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062048690"],"corresponding_institution_ids":["https://openalex.org/I86175216","https://openalex.org/I4210142324","https://openalex.org/I1294671590"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09390336,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8056755065917969},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7176622152328491},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6938257813453674},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.6553299427032471},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.654151201248169},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5842822790145874},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5648637413978577},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.46454715728759766},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4262695908546448},{"id":"https://openalex.org/keywords/cover","display_name":"Cover (algebra)","score":0.41273263096809387},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.35297155380249023}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8056755065917969},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7176622152328491},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6938257813453674},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.6553299427032471},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.654151201248169},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5842822790145874},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5648637413978577},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.46454715728759766},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4262695908546448},{"id":"https://openalex.org/C2780428219","wikidata":"https://www.wikidata.org/wiki/Q16952335","display_name":"Cover (algebra)","level":2,"score":0.41273263096809387},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.35297155380249023},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dasip.2011.6136857","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2011.6136857","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W180685773","https://openalex.org/W1500027436","https://openalex.org/W1563522785","https://openalex.org/W1567080347","https://openalex.org/W1594651660","https://openalex.org/W2039282853","https://openalex.org/W2059374387","https://openalex.org/W2151739802","https://openalex.org/W2625039277","https://openalex.org/W4246985539","https://openalex.org/W4298220094","https://openalex.org/W6607313622","https://openalex.org/W6630159774","https://openalex.org/W6634025959","https://openalex.org/W6739285966"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2139962137","https://openalex.org/W2113308450","https://openalex.org/W1967938402","https://openalex.org/W2127430515"],"abstract_inverted_index":{"This":[0],"article":[1],"present":[2],"an":[3,65],"original":[4],"hardware":[5,55],"task":[6],"model":[7],"and":[8,30,54],"the":[9,21,27,61,79,95],"corresponding":[10],"online":[11],"API":[12,25],"for":[13],"Fine":[14],"Grained":[15],"Dynamically":[16],"Reconfigurable":[17],"Architecture.":[18],"We":[19,57,70],"cover":[20],"integration":[22],"of":[23,60,64],"this":[24,47],"in":[26,39],"OLLAF":[28],"platform":[29,48],"more":[31],"specifically":[32],"its":[33],"application":[34,66,77],"to":[35,51],"memory":[36],"access":[37],"management":[38],"a":[40,84,88,99],"dynamically":[41],"reconfigurable":[42],"environment.":[43],"Methods":[44],"offered":[45],"by":[46],"are":[49],"compared":[50],"existing":[52],"software":[53,85],"solutions.":[56,69],"also":[58],"discuss":[59],"design":[62,91],"complexity":[63,92],"using":[67],"difference":[68],"demonstrate":[71],"that":[72],"our":[73],"solution":[74],"cans":[75],"give":[76],"developer":[78],"same":[80,96],"flexibility":[81],"than":[82],"with":[83,87],"implementation,":[86],"very":[89],"close":[90],"while":[93],"ensuring":[94],"performance":[97],"gain":[98],"common":[100],"FPGA":[101],"based":[102],"IP":[103],"would":[104],"permit.":[105]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}