{"id":"https://openalex.org/W1973928012","doi":"https://doi.org/10.1109/dasip.2011.6136849","title":"Morpheo: A high-performance processor generator for a FPGA implementation","display_name":"Morpheo: A high-performance processor generator for a FPGA implementation","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W1973928012","doi":"https://doi.org/10.1109/dasip.2011.6136849","mag":"1973928012"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2011.6136849","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2011.6136849","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/3430548","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027363342","display_name":"Mathieu Rosiere","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Mathieu Rosiere","raw_affiliation_strings":["UPMC Universit\u00e9 Pierre et Marie Curie, Paris, France","UPMC Universit\u00e9 Pierre et Marie Curie 4 place jussieu, Paris, France"],"affiliations":[{"raw_affiliation_string":"UPMC Universit\u00e9 Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"UPMC Universit\u00e9 Pierre et Marie Curie 4 place jussieu, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113940209","display_name":"Jean-Lou Desbarbieux","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Lou Desbarbieux","raw_affiliation_strings":["UPMC Universit\u00e9 Pierre et Marie Curie, Paris, France","UPMC Universit\u00e9 Pierre et Marie Curie 4 place jussieu, Paris, France"],"affiliations":[{"raw_affiliation_string":"UPMC Universit\u00e9 Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"UPMC Universit\u00e9 Pierre et Marie Curie 4 place jussieu, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110757581","display_name":"Nathalie Drach","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Nathalie Drach","raw_affiliation_strings":["UPMC Universit\u00e9 Pierre et Marie Curie, Paris, France","UPMC Universit\u00e9 Pierre et Marie Curie 4 place jussieu, Paris, France"],"affiliations":[{"raw_affiliation_string":"UPMC Universit\u00e9 Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"UPMC Universit\u00e9 Pierre et Marie Curie 4 place jussieu, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017558581","display_name":"Franck Wajsb\u00fcrt","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Franck Wajsburt","raw_affiliation_strings":["UPMC Universit\u00e9 Pierre et Marie Curie, Paris, France","UPMC Universit\u00e9 Pierre et Marie Curie 4 place jussieu, Paris, France"],"affiliations":[{"raw_affiliation_string":"UPMC Universit\u00e9 Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"UPMC Universit\u00e9 Pierre et Marie Curie 4 place jussieu, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5027363342"],"corresponding_institution_ids":["https://openalex.org/I39804081"],"apc_list":null,"apc_paid":null,"fwci":0.2589,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.53802634,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8303787708282471},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8145644664764404},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8066827058792114},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6199789643287659},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5517687797546387},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5038895010948181},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4701882600784302},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3450595736503601}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8303787708282471},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8145644664764404},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8066827058792114},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6199789643287659},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5517687797546387},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5038895010948181},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4701882600784302},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3450595736503601}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/dasip.2011.6136849","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2011.6136849","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01287759v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01287759","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DASIP IEEE International Conference on Design and Architectures for Signal and Image Processing, Nov 2011, Tampere, Finland. pp.1-8, ⟨10.1109/DASIP.2011.6136849⟩","raw_type":"Conference papers"},{"id":"pmh:oai:zenodo.org:3430548","is_oa":true,"landing_page_url":"https://zenodo.org/record/3430548","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:3430548","is_oa":true,"landing_page_url":"https://zenodo.org/record/3430548","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W63944998","https://openalex.org/W1686420892","https://openalex.org/W2022740893","https://openalex.org/W2030959856","https://openalex.org/W2044206819","https://openalex.org/W2057939088","https://openalex.org/W2093994565","https://openalex.org/W2107916517","https://openalex.org/W2116020886","https://openalex.org/W2128731376","https://openalex.org/W2148740615","https://openalex.org/W2151345470","https://openalex.org/W2160401437","https://openalex.org/W2161864047","https://openalex.org/W4243872270","https://openalex.org/W6602613798","https://openalex.org/W6637151178"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W4297665406","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W1493975478","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W2544043553","https://openalex.org/W1485756991","https://openalex.org/W2390807153"],"abstract_inverted_index":{"Complex":[0],"applications,":[1],"such":[2],"as":[3],"multimedia,":[4],"telephony":[5],"or":[6],"cryptography,":[7],"in":[8,147],"embedded":[9],"systems":[10],"must":[11],"provide":[12,45],"more":[13,15,71],"and":[14,123,130,154,160,166],"performance":[16,61],"that":[17,54,93,133],"can":[18,81,144],"be":[19,83,145],"achieved":[20],"by":[21,79],"using":[22,152],"multiple":[23],"levels":[24],"of":[25,35,58,121,134,156],"parallelism.":[26],"Today,":[27],"FPGA":[28,42,68,114],"are":[29,103],"viable":[30],"alternatives":[31],"for":[32,85,98],"these":[33],"kinds":[34],"applications.":[36],"Unfortunately,":[37],"the":[38,51,67,108,113,116],"available":[39,158],"processors":[40,62,102,126,136,143],"on":[41,74],"do":[43],"not":[44],"sufficient":[46],"performance.":[47],"This":[48],"work":[49],"proposes":[50],"Morpheo":[52,80],"tool":[53],"is":[55,70,92,95],"a":[56,148],"generator":[57],"configurable":[59],"high":[60],"dedicated":[63],"to":[64,105,112],"FPGA.":[65],"As":[66],"architecture":[69],"restrictive":[72],"than":[73],"ASIC,":[75],"VHDL":[76],"models":[77],"produced":[78],"also":[82],"used":[84],"an":[86],"ASIC":[87],"implementation.":[88],"The":[89],"main":[90],"advantage":[91],"there":[94],"no":[96],"need":[97],"specific":[99],"components,":[100],"therefore,":[101],"easier":[104],"generate.":[106],"Despite":[107],"architectural":[109],"changes":[110],"related":[111],"target,":[115],"IPC":[117],"(Instructions":[118],"Per":[119],"Cycle)":[120],"2-way":[122],"4-way":[124],"superscalar":[125],"are,":[127],"respectively,":[128,163],"0.81":[129],"0.74":[131],"times":[132],"M5":[135],"(ASIC":[137],"targeted)":[138],"with":[139],"corresponding":[140],"parameters.":[141],"These":[142],"placed":[146],"Xilinx":[149],"Virtex-5":[150],"xc5vlx330":[151],"15%":[153],"31%":[155],"hardware":[157],"resources":[159],"perform":[161],"at,":[162],"79":[164],"MHz":[165],"72":[167],"MHz.":[168]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}