{"id":"https://openalex.org/W2169756956","doi":"https://doi.org/10.1109/dasip.2010.5706254","title":"Hardware code generation from dataflow programs","display_name":"Hardware code generation from dataflow programs","publication_year":2010,"publication_date":"2010-10-01","ids":{"openalex":"https://openalex.org/W2169756956","doi":"https://doi.org/10.1109/dasip.2010.5706254","mag":"2169756956"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2010.5706254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2010.5706254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-00565300","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026531279","display_name":"Nicolas Siret","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100151","display_name":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","ror":"https://ror.org/013q33h79","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I28221208","https://openalex.org/I4210095849","https://openalex.org/I4210100151","https://openalex.org/I56067802","https://openalex.org/I97188460"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Nicolas Siret","raw_affiliation_strings":["Lead Tech Design, Rennes, France","IETR - Institut d'Electronique et de T\u00e9l\u00e9communications de Rennes (Campus de Beaulieu B\u00e2timent 11D 35042 Rennes Cedex - France)","LTD - LeadTech Design (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lead Tech Design, Rennes, France","institution_ids":[]},{"raw_affiliation_string":"IETR - Institut d'Electronique et de T\u00e9l\u00e9communications de Rennes (Campus de Beaulieu B\u00e2timent 11D 35042 Rennes Cedex - France)","institution_ids":["https://openalex.org/I4210100151"]},{"raw_affiliation_string":"LTD - LeadTech Design (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091571029","display_name":"Matthieu Wipliez","orcid":null},"institutions":[{"id":"https://openalex.org/I28221208","display_name":"Institut National des Sciences Appliqu\u00e9es de Rennes","ror":"https://ror.org/04xaa4j22","country_code":"FR","type":"education","lineage":["https://openalex.org/I28221208"]},{"id":"https://openalex.org/I4210100151","display_name":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","ror":"https://ror.org/013q33h79","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I28221208","https://openalex.org/I4210095849","https://openalex.org/I4210100151","https://openalex.org/I56067802","https://openalex.org/I97188460"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Matthieu Wipliez","raw_affiliation_strings":["IETR, INSA Rennes, Rennes, France","IETR - Institut d'Electronique et de T\u00e9l\u00e9communications de Rennes (Campus de Beaulieu B\u00e2timent 11D 35042 Rennes Cedex - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IETR, INSA Rennes, Rennes, France","institution_ids":["https://openalex.org/I28221208","https://openalex.org/I4210100151"]},{"raw_affiliation_string":"IETR - Institut d'Electronique et de T\u00e9l\u00e9communications de Rennes (Campus de Beaulieu B\u00e2timent 11D 35042 Rennes Cedex - France)","institution_ids":["https://openalex.org/I4210100151"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041007136","display_name":"Jean-Fran\u00e7ois Nezan","orcid":"https://orcid.org/0000-0002-0609-4592"},"institutions":[{"id":"https://openalex.org/I28221208","display_name":"Institut National des Sciences Appliqu\u00e9es de Rennes","ror":"https://ror.org/04xaa4j22","country_code":"FR","type":"education","lineage":["https://openalex.org/I28221208"]},{"id":"https://openalex.org/I4210100151","display_name":"Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique","ror":"https://ror.org/013q33h79","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I28221208","https://openalex.org/I4210095849","https://openalex.org/I4210100151","https://openalex.org/I56067802","https://openalex.org/I97188460"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Francois Nezan","raw_affiliation_strings":["IETR, INSA Rennes, Rennes, France","IETR - Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique (Campus de Beaulieu B\u00e2timent 11D\r\n263 Av.G\u00e9n\u00e9ral Leclerc-CS 74205\r\n 35042 Rennes Cedex - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IETR, INSA Rennes, Rennes, France","institution_ids":["https://openalex.org/I28221208","https://openalex.org/I4210100151"]},{"raw_affiliation_string":"IETR - Institut d'\u00c9lectronique et des Technologies du num\u00e9Rique (Campus de Beaulieu B\u00e2timent 11D\r\n263 Av.G\u00e9n\u00e9ral Leclerc-CS 74205\r\n 35042 Rennes Cedex - France)","institution_ids":["https://openalex.org/I4210100151"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034449609","display_name":"Aimad Rhatay","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Aimad Rhatay","raw_affiliation_strings":["Lead Tech Design, Rennes, France","LTD - LeadTech Design (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lead Tech Design, Rennes, France","institution_ids":[]},{"raw_affiliation_string":"LTD - LeadTech Design (France)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1055,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.88269195,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"36","issue":null,"first_page":"113","last_page":"120"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9061235189437866},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8588857650756836},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7397721409797668},{"id":"https://openalex.org/keywords/dataflow-architecture","display_name":"Dataflow architecture","score":0.7185438871383667},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6602510809898376},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5613394975662231},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.517959475517273},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.49339643120765686},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4121139645576477},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3661642372608185},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2474471926689148},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.09481498599052429}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9061235189437866},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8588857650756836},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7397721409797668},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.7185438871383667},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6602510809898376},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5613394975662231},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.517959475517273},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.49339643120765686},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4121139645576477},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3661642372608185},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2474471926689148},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09481498599052429},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dasip.2010.5706254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2010.5706254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00565300v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00565300","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design and Architectures for Signal and Image Processing (DASIP), 2010 Conference on, 2010, United Kingdom. pp.113 -120, ⟨10.1109/DASIP.2010.5706254⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-00565300v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00565300","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design and Architectures for Signal and Image Processing (DASIP), 2010 Conference on, 2010, United Kingdom. pp.113 -120, ⟨10.1109/DASIP.2010.5706254⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2029823978","https://openalex.org/W2045226010","https://openalex.org/W2053991919","https://openalex.org/W2114194010","https://openalex.org/W2117678124","https://openalex.org/W2129294243","https://openalex.org/W2132457452","https://openalex.org/W2132919235","https://openalex.org/W2538631288","https://openalex.org/W6658073312","https://openalex.org/W6679337748","https://openalex.org/W6679502742","https://openalex.org/W6679941613"],"related_works":["https://openalex.org/W2564598376","https://openalex.org/W1484403103","https://openalex.org/W2584408851","https://openalex.org/W2115158825","https://openalex.org/W2101960124","https://openalex.org/W4377693460","https://openalex.org/W2033683327","https://openalex.org/W2783505431","https://openalex.org/W2521947294","https://openalex.org/W4236419692"],"abstract_inverted_index":{"The":[0,142],"elaboration":[1],"of":[2,55,67,73,140,148],"new":[3,118],"systems":[4],"on":[5,64],"embedded":[6],"targets":[7],"is":[8,76],"becoming":[9],"more":[10,12],"and":[11,24,38,153],"complex.":[13],"In":[14,111],"particular,":[15],"multimedia":[16],"devices":[17],"are":[18,61],"now":[19],"implemented":[20],"using":[21],"mixed":[22],"hardware":[23,119,150],"software":[25,99],"architecture,":[26],"which":[27,81],"improve":[28],"the":[29,35,39,53,65,83,106,145,149,155],"computational":[30],"power":[31],"but":[32],"also":[33],"increase":[34],"design":[36,44,59],"complexity":[37],"time":[40],"to":[41,49,96],"market.":[42],"New":[43],"flows":[45,60],"have":[46],"been":[47],"developed":[48],"help":[50],"designers":[51],"in":[52,86,137],"development":[54],"complex":[56],"architecture.":[57],"These":[58],"often":[62],"based":[63],"use":[66],"languages":[68,100],"with":[69,105,129],"a":[70,77,117,124,133,138],"higher":[71],"level":[72],"abstraction.":[74],"RVC-CAL":[75,90,108,134,165],"dataflow":[78,91,135,166],"programming":[79],"language":[80],"provides":[82],"good":[84],"features":[85],"this":[87,112],"context.":[88],"An":[89],"program":[92,136],"can":[93],"be":[94],"compiled":[95],"various":[97],"target":[98],"(e.g.":[101],"C,":[102],"Java,":[103],"LLVM)":[104],"Open":[107],"Compiler":[109],"(Orcc).":[110],"paper,":[113],"we":[114],"will":[115],"present":[116],"code":[120,128,151],"generator":[121],"that":[122],"generates":[123],"high-quality":[125],"portable":[126],"VHDL":[127],"hierarchical":[130],"architecture":[131],"from":[132,158],"matter":[139],"seconds.":[141],"paper":[143],"explains":[144],"underlying":[146],"principles":[147],"generator,":[152],"presents":[154],"results":[156],"obtained":[157],"an":[159,164],"Inverse":[160],"DCT":[161],"described":[162],"as":[163],"program.":[167]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":5}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}