{"id":"https://openalex.org/W2116479634","doi":"https://doi.org/10.1109/dasip.2010.5706248","title":"Designing dynamically reconfigurable SoCs: From UML MARTE models to automatic code generation","display_name":"Designing dynamically reconfigurable SoCs: From UML MARTE models to automatic code generation","publication_year":2010,"publication_date":"2010-10-01","ids":{"openalex":"https://openalex.org/W2116479634","doi":"https://doi.org/10.1109/dasip.2010.5706248","mag":"2116479634"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2010.5706248","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2010.5706248","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://inria.hal.science/inria-00525003","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057203753","display_name":"Imran Rafiq Quadri","orcid":null},"institutions":[{"id":"https://openalex.org/I2279609970","display_name":"Universit\u00e9 de Lille","ror":"https://ror.org/02kzqn938","country_code":"FR","type":"education","lineage":["https://openalex.org/I2279609970"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I4210138412","display_name":"Centre de recherche Inria Lille - Nord Europe","ror":"https://ror.org/04eej9726","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210138412"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Imran Rafiq Quadri","raw_affiliation_strings":["INRIA Lille Nord Europe, CNRS, University of Lille (USTL), Lille, France","INRIA LILLE NORD EUROPE - LIFL - University of Lille - CNRS, France"],"affiliations":[{"raw_affiliation_string":"INRIA Lille Nord Europe, CNRS, University of Lille (USTL), Lille, France","institution_ids":["https://openalex.org/I2279609970","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"INRIA LILLE NORD EUROPE - LIFL - University of Lille - CNRS, France","institution_ids":["https://openalex.org/I2279609970","https://openalex.org/I1326498283","https://openalex.org/I4210138412","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110638709","display_name":"Samy Meftali","orcid":"https://orcid.org/0000-0002-0589-3042"},"institutions":[{"id":"https://openalex.org/I4210138412","display_name":"Centre de recherche Inria Lille - Nord Europe","ror":"https://ror.org/04eej9726","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210138412"]},{"id":"https://openalex.org/I2279609970","display_name":"Universit\u00e9 de Lille","ror":"https://ror.org/02kzqn938","country_code":"FR","type":"education","lineage":["https://openalex.org/I2279609970"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Samy Meftali","raw_affiliation_strings":["INRIA Lille Nord Europe, CNRS, University of Lille (USTL), Lille, France","INRIA LILLE NORD EUROPE - LIFL - University of Lille - CNRS, France"],"affiliations":[{"raw_affiliation_string":"INRIA Lille Nord Europe, CNRS, University of Lille (USTL), Lille, France","institution_ids":["https://openalex.org/I2279609970","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"INRIA LILLE NORD EUROPE - LIFL - University of Lille - CNRS, France","institution_ids":["https://openalex.org/I2279609970","https://openalex.org/I1326498283","https://openalex.org/I4210138412","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111522416","display_name":"Jean\u2010Luc Dekeyser","orcid":null},"institutions":[{"id":"https://openalex.org/I2279609970","display_name":"Universit\u00e9 de Lille","ror":"https://ror.org/02kzqn938","country_code":"FR","type":"education","lineage":["https://openalex.org/I2279609970"]},{"id":"https://openalex.org/I4210138412","display_name":"Centre de recherche Inria Lille - Nord Europe","ror":"https://ror.org/04eej9726","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210138412"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Luc Dekeyser","raw_affiliation_strings":["INRIA Lille Nord Europe, CNRS, University of Lille (USTL), Lille, France","INRIA LILLE NORD EUROPE - LIFL - University of Lille - CNRS, France"],"affiliations":[{"raw_affiliation_string":"INRIA Lille Nord Europe, CNRS, University of Lille (USTL), Lille, France","institution_ids":["https://openalex.org/I2279609970","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"INRIA LILLE NORD EUROPE - LIFL - University of Lille - CNRS, France","institution_ids":["https://openalex.org/I2279609970","https://openalex.org/I1326498283","https://openalex.org/I4210138412","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5057203753"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I2279609970","https://openalex.org/I4210138412"],"apc_list":null,"apc_paid":null,"fwci":2.2742,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.89266115,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"68","last_page":"75"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7995962500572205},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7274221181869507},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.6958487033843994},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.6243807673454285},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5702574849128723},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.5119785070419312},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49755409359931946},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.4925261437892914},{"id":"https://openalex.org/keywords/model-driven-architecture","display_name":"Model-driven architecture","score":0.4779127538204193},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4642985463142395},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4502675533294678},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4302207827568054},{"id":"https://openalex.org/keywords/uml-tool","display_name":"UML tool","score":0.42902424931526184},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4190846085548401},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4129585027694702},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3716992735862732},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3279591500759125},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2539899945259094},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15587902069091797},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.11195355653762817},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.09951207041740417}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7995962500572205},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7274221181869507},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.6958487033843994},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.6243807673454285},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5702574849128723},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.5119785070419312},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49755409359931946},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.4925261437892914},{"id":"https://openalex.org/C509989072","wikidata":"https://www.wikidata.org/wiki/Q15188241","display_name":"Model-driven architecture","level":4,"score":0.4779127538204193},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4642985463142395},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4502675533294678},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4302207827568054},{"id":"https://openalex.org/C146939238","wikidata":"https://www.wikidata.org/wiki/Q2467310","display_name":"UML tool","level":4,"score":0.42902424931526184},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4190846085548401},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4129585027694702},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3716992735862732},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3279591500759125},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2539899945259094},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15587902069091797},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.11195355653762817},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.09951207041740417},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/dasip.2010.5706248","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2010.5706248","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.230.1223","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.230.1223","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://hal.inria.fr/docs/00/52/50/03/PDF/PID1487011.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:inria-00525003v1","is_oa":true,"landing_page_url":"https://inria.hal.science/inria-00525003","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Conference on Design and Architectures for Signal and Image Processing (DASIP 2010), Oct 2010, Edinburgh, United Kingdom","raw_type":"Conference papers"},{"id":"pmh:oai:lilloa.univ-lille.fr:20.500.12210/28160","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.12210/28160","pdf_url":null,"source":{"id":"https://openalex.org/S4306402203","display_name":"LillOA (Universit\u00e9 de Lille (University Of Lille))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210123514","host_organization_name":"Centre d'Etudes en Civilisations, Langues et Litt\u00e9ratures Etrang\u00e8res","host_organization_lineage":["https://openalex.org/I4210123514"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:inria-00525003v1","is_oa":true,"landing_page_url":"https://inria.hal.science/inria-00525003","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Conference on Design and Architectures for Signal and Image Processing (DASIP 2010), Oct 2010, Edinburgh, United Kingdom","raw_type":"Conference papers"},"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W100206177","https://openalex.org/W156921408","https://openalex.org/W191738270","https://openalex.org/W2000336625","https://openalex.org/W2010945517","https://openalex.org/W2043717020","https://openalex.org/W2048231850","https://openalex.org/W2103468672","https://openalex.org/W2103581911","https://openalex.org/W2103942479","https://openalex.org/W2130193491","https://openalex.org/W2130472321","https://openalex.org/W2145292839","https://openalex.org/W2147642262","https://openalex.org/W2152562240","https://openalex.org/W2161229326","https://openalex.org/W2201147547","https://openalex.org/W2216809960","https://openalex.org/W2262024385","https://openalex.org/W2598465624","https://openalex.org/W4242251885","https://openalex.org/W4255281607","https://openalex.org/W6606423355","https://openalex.org/W6607816591","https://openalex.org/W6687867896","https://openalex.org/W6734899057","https://openalex.org/W6992740752"],"related_works":["https://openalex.org/W2576551918","https://openalex.org/W2144666235","https://openalex.org/W4301508730","https://openalex.org/W2625290148","https://openalex.org/W2506249834","https://openalex.org/W2126751824","https://openalex.org/W2102468800","https://openalex.org/W1565125589","https://openalex.org/W3151908233","https://openalex.org/W2101739437"],"abstract_inverted_index":{"Due":[0],"to":[1,6,35,56,72,86,142,149],"continuous":[2],"hardware/software":[3],"evolution":[4],"related":[5],"Systems-on-Chip":[7],"(SoC)":[8],"and":[9,24,37,47,84,109,137],"the":[10,19,41,76,110,122,127,138],"addition":[11],"of":[12,21,43,90,134],"features":[13],"such":[14,97],"as":[15,98],"Partial":[16],"Dynamic":[17],"Reconfiguration,":[18],"complexity":[20,124],"SoC":[22,77],"design":[23,45,64,78,118,123,128],"development":[25,38],"has":[26,30],"escalated":[27],"exponentially.":[28],"This":[29,113],"resulted":[31],"in":[32,59],"increased":[33],"time":[34],"market":[36],"costs.":[39],"Without":[40],"usage":[42],"effective":[44],"tools":[46],"methodologies,":[48],"large":[49],"complex":[50],"SoCs":[51],"are":[52],"becoming":[53,82],"increasingly":[54],"difficult":[55,85],"manage,":[57],"resulting":[58],"a":[60,116],"productivity":[61],"gap.":[62],"The":[63],"space,":[65],"representing":[66],"all":[67],"technical":[68],"decisions":[69],"that":[70,120],"need":[71],"be":[73,104],"elaborated":[74],"by":[75,106,125],"team":[79],"is":[80],"therefore,":[81],"immense":[83],"explore.":[87],"Similarly,":[88],"manipulation":[89],"these":[91],"systems":[92],"at":[93],"low":[94],"implementation":[95],"levels":[96],"Register":[99],"Transfer":[100],"Level":[101],"(RTL)":[102],"can":[103],"hindered":[105],"human":[107],"interventions":[108],"subsequent":[111],"errors.":[112],"paper":[114],"presents":[115],"novel":[117],"methodology":[119],"decreases":[121],"raising":[126],"abstraction":[129],"levels.":[130],"It":[131],"makes":[132],"use":[133],"Model-Driven":[135],"Engineering":[136],"UML":[139,147],"MARTE":[140],"profile":[141],"move":[143],"from":[144],"high":[145],"level":[146],"models":[148],"automatic":[150],"code":[151],"generation,":[152],"for":[153],"implementing":[154],"dynamically":[155],"reconfigurable":[156],"SoCs.":[157]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":5}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}