{"id":"https://openalex.org/W4414197074","doi":"https://doi.org/10.1109/dac63849.2025.11133374","title":"Routability-aware Packing for High-density Nonvolatile FPGAs","display_name":"Routability-aware Packing for High-density Nonvolatile FPGAs","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414197074","doi":"https://doi.org/10.1109/dac63849.2025.11133374"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11133374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11133374","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062619884","display_name":"Huichuan Zheng","orcid":"https://orcid.org/0000-0002-6669-969X"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Huichuan Zheng","raw_affiliation_strings":["Shandong University,School of Computer Science and Technology"],"affiliations":[{"raw_affiliation_string":"Shandong University,School of Computer Science and Technology","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100417287","display_name":"Yuqing Xiong","orcid":"https://orcid.org/0000-0001-7200-4658"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuqing Xiong","raw_affiliation_strings":["Shandong University,School of Computer Science and Technology"],"affiliations":[{"raw_affiliation_string":"Shandong University,School of Computer Science and Technology","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089220289","display_name":"Jian\u2010Min Zuo","orcid":"https://orcid.org/0000-0002-5151-3370"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Zuo","raw_affiliation_strings":["Shandong University,School of Computer Science and Technology"],"affiliations":[{"raw_affiliation_string":"Shandong University,School of Computer Science and Technology","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071288490","display_name":"Hao Zhang","orcid":"https://orcid.org/0000-0002-9745-4767"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Zhang","raw_affiliation_strings":["Shandong University,School of Computer Science and Technology"],"affiliations":[{"raw_affiliation_string":"Shandong University,School of Computer Science and Technology","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027997476","display_name":"Zhenge Jia","orcid":"https://orcid.org/0000-0002-0554-3608"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhenge Jia","raw_affiliation_strings":["Shandong University,School of Computer Science and Technology"],"affiliations":[{"raw_affiliation_string":"Shandong University,School of Computer Science and Technology","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103092947","display_name":"Mengying Zhao","orcid":"https://orcid.org/0000-0001-7891-5436"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mengying Zhao","raw_affiliation_strings":["Shandong University,School of Computer Science and Technology"],"affiliations":[{"raw_affiliation_string":"Shandong University,School of Computer Science and Technology","institution_ids":["https://openalex.org/I80143920"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5062619884"],"corresponding_institution_ids":["https://openalex.org/I80143920"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23390013,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.6826000213623047},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5343000292778015},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5048999786376953},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.45980000495910645},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4163999855518341},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.3995000123977661},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.36800000071525574},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.36079999804496765}],"concepts":[{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.6826000213623047},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6261000037193298},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5343000292778015},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5048999786376953},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.45980000495910645},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4390000104904175},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4163999855518341},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.3995000123977661},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37869998812675476},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.36800000071525574},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.36079999804496765},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.310699999332428},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.29580000042915344},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.29420000314712524},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2897999882698059},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.28769999742507935},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.272599995136261},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2705000042915344},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.2694000005722046},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.2574000060558319},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.25600001215934753},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.25429999828338623},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.250900000333786},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2508000135421753}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11133374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11133374","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W2004823737","https://openalex.org/W2052537456","https://openalex.org/W2076613578","https://openalex.org/W2085743209","https://openalex.org/W2086709250","https://openalex.org/W2542250562","https://openalex.org/W2738078952","https://openalex.org/W2768897236","https://openalex.org/W2789805214","https://openalex.org/W2790748426","https://openalex.org/W2811080765","https://openalex.org/W2894650243","https://openalex.org/W2952968793","https://openalex.org/W3033033241","https://openalex.org/W3042346944","https://openalex.org/W3121787284","https://openalex.org/W3139165098","https://openalex.org/W3151493671","https://openalex.org/W3163275603","https://openalex.org/W3167833281","https://openalex.org/W3205692284","https://openalex.org/W4220754816","https://openalex.org/W4242577057","https://openalex.org/W4322487670","https://openalex.org/W4353032000","https://openalex.org/W4360831964","https://openalex.org/W4380991417","https://openalex.org/W4384833499","https://openalex.org/W4393578753","https://openalex.org/W4393949386","https://openalex.org/W4404101641"],"related_works":[],"abstract_inverted_index":{"Nonvolatile":[0],"field-programmable":[1,123],"gate":[2,124],"arrays":[3],"(NVFPGAs)":[4],"can":[5],"use":[6],"multi-level":[7,120],"cell":[8,121],"(MLC)":[9],"nonvolatile":[10],"memories":[11],"(NVMs)":[12],"to":[13,62,70,99],"enhance":[14],"their":[15,76],"logic":[16,29],"density.":[17],"However,":[18],"the":[19,25,35,39,43,50,64,72,80,86,105],"highdensity":[20],"design":[21,45,128],"of":[22,27,89],"NVFPGAs":[23],"degrades":[24],"intra-routability":[26],"configurable":[28],"blocks":[30],"(CLBs),":[31],"which":[32],"significantly":[33],"prolongs":[34],"time":[36,110],"consumed":[37],"by":[38,111],"packing":[40,81,98,109],"process":[41],"in":[42,53],"computer-aided":[44,127],"(CAD)":[46],"flow.":[47],"To":[48],"relieve":[49],"efficiency":[51],"degradation,":[52],"this":[54],"paper,":[55],"we":[56,92],"propose":[57],"a":[58],"routability-aware":[59],"re-pair":[60],"stage":[61],"adjust":[63],"logical-physical":[65],"look-up":[66],"table":[67],"(LUT)":[68],"assignments":[69],"mitigate":[71],"congestion":[73],"and":[74],"improve":[75,101],"intra-routability,":[77],"thereby":[78],"reducing":[79],"time.":[82],"In":[83],"addition,":[84],"exploiting":[85],"structural":[87],"equivalence":[88],"MLC":[90],"LUTs,":[91],"remove":[93],"unnecessary":[94],"intra-routing":[95],"attempts":[96],"from":[97],"further":[100],"efficiency.":[102],"Evaluation":[103],"shows":[104],"proposed":[106],"strategies":[107],"reduce":[108],"$41.48":[112],"\\%$":[113],"on":[114],"average.":[115],"Index":[116],"Terms-nonvolatile":[117],"memory":[118],"(NVM),":[119],"(MLC),":[122],"array":[125],"(FPGA),":[126],"(CAD),":[129],"packing.":[130]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}