{"id":"https://openalex.org/W4414199015","doi":"https://doi.org/10.1109/dac63849.2025.11133334","title":"Multi-Agent Yield Analysis For Circuit Design","display_name":"Multi-Agent Yield Analysis For Circuit Design","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414199015","doi":"https://doi.org/10.1109/dac63849.2025.11133334"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11133334","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11133334","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101819404","display_name":"Haiyan Qin","orcid":"https://orcid.org/0000-0002-2978-1061"},"institutions":[{"id":"https://openalex.org/I105126617","display_name":"Zhejiang International Studies University","ror":"https://ror.org/01vwvvq12","country_code":"CN","type":"education","lineage":["https://openalex.org/I105126617"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haiyan Qin","raw_affiliation_strings":["Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute; School of Integrated Circuit Science and Engineering,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute; School of Integrated Circuit Science and Engineering,China","institution_ids":["https://openalex.org/I105126617"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005751613","display_name":"Jing Kou","orcid":null},"institutions":[{"id":"https://openalex.org/I105126617","display_name":"Zhejiang International Studies University","ror":"https://ror.org/01vwvvq12","country_code":"CN","type":"education","lineage":["https://openalex.org/I105126617"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing Kou","raw_affiliation_strings":["Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute; School of Integrated Circuit Science and Engineering,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute; School of Integrated Circuit Science and Engineering,China","institution_ids":["https://openalex.org/I105126617"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Liang Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I105126617","display_name":"Zhejiang International Studies University","ror":"https://ror.org/01vwvvq12","country_code":"CN","type":"education","lineage":["https://openalex.org/I105126617"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liang Zhang","raw_affiliation_strings":["Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute; School of Integrated Circuit Science and Engineering,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute; School of Integrated Circuit Science and Engineering,China","institution_ids":["https://openalex.org/I105126617"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100381646","display_name":"Wang Kang","orcid":"https://orcid.org/0000-0002-3169-6034"},"institutions":[{"id":"https://openalex.org/I105126617","display_name":"Zhejiang International Studies University","ror":"https://ror.org/01vwvvq12","country_code":"CN","type":"education","lineage":["https://openalex.org/I105126617"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wang Kang","raw_affiliation_strings":["Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute; School of Integrated Circuit Science and Engineering,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute; School of Integrated Circuit Science and Engineering,China","institution_ids":["https://openalex.org/I105126617"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020806445","display_name":"Wei Xing","orcid":"https://orcid.org/0000-0002-3177-8478"},"institutions":[{"id":"https://openalex.org/I105126617","display_name":"Zhejiang International Studies University","ror":"https://ror.org/01vwvvq12","country_code":"CN","type":"education","lineage":["https://openalex.org/I105126617"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei W. Xing","raw_affiliation_strings":["Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute; School of Integrated Circuit Science and Engineering,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beihang University,National Key Laboratory of Spintronics, Hangzhou International Innovation Institute; School of Integrated Circuit Science and Engineering,China","institution_ids":["https://openalex.org/I105126617"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20713614,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9692000150680542,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9692000150680542,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9221000075340271,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/estimator","display_name":"Estimator","score":0.6370999813079834},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5346999764442444},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5054000020027161},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.47510001063346863},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4571000039577484},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.43939998745918274},{"id":"https://openalex.org/keywords/hyperparameter","display_name":"Hyperparameter","score":0.39640000462532043},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.39100000262260437},{"id":"https://openalex.org/keywords/consistency","display_name":"Consistency (knowledge bases)","score":0.3903999924659729}],"concepts":[{"id":"https://openalex.org/C185429906","wikidata":"https://www.wikidata.org/wiki/Q1130160","display_name":"Estimator","level":2,"score":0.6370999813079834},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.553600013256073},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5346999764442444},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5054000020027161},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.47510001063346863},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4571000039577484},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.43939998745918274},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.43059998750686646},{"id":"https://openalex.org/C8642999","wikidata":"https://www.wikidata.org/wiki/Q4171168","display_name":"Hyperparameter","level":2,"score":0.39640000462532043},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.39100000262260437},{"id":"https://openalex.org/C2776436953","wikidata":"https://www.wikidata.org/wiki/Q5163215","display_name":"Consistency (knowledge bases)","level":2,"score":0.3903999924659729},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.3880000114440918},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.3483000099658966},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.33250001072883606},{"id":"https://openalex.org/C2779304628","wikidata":"https://www.wikidata.org/wiki/Q3503480","display_name":"Face (sociological concept)","level":2,"score":0.33250001072883606},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.3077000081539154},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.30720001459121704},{"id":"https://openalex.org/C167928553","wikidata":"https://www.wikidata.org/wiki/Q1376021","display_name":"Estimation theory","level":2,"score":0.3059999942779541},{"id":"https://openalex.org/C52740198","wikidata":"https://www.wikidata.org/wiki/Q1539564","display_name":"Importance sampling","level":3,"score":0.30390000343322754},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2994999885559082},{"id":"https://openalex.org/C2778348673","wikidata":"https://www.wikidata.org/wiki/Q739302","display_name":"Production (economics)","level":2,"score":0.28540000319480896},{"id":"https://openalex.org/C207685749","wikidata":"https://www.wikidata.org/wiki/Q2088941","display_name":"Domain knowledge","level":2,"score":0.2786000072956085},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2773999869823456},{"id":"https://openalex.org/C13736549","wikidata":"https://www.wikidata.org/wiki/Q4489420","display_name":"Industrial engineering","level":1,"score":0.2759000062942505},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.27320000529289246},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.26429998874664307},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.26019999384880066}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11133334","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11133334","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334977","display_name":"Beijing Municipal Natural Science Foundation","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2092101442","https://openalex.org/W2329870304","https://openalex.org/W2626010172","https://openalex.org/W2785885072","https://openalex.org/W2937669228","https://openalex.org/W2945015747","https://openalex.org/W3082750925","https://openalex.org/W3139804307","https://openalex.org/W3211783727","https://openalex.org/W4238460662","https://openalex.org/W4386763825","https://openalex.org/W4388040405","https://openalex.org/W4393153123","https://openalex.org/W4404134046","https://openalex.org/W4410407476"],"related_works":[],"abstract_inverted_index":{"Semiconductor":[0],"yield":[1,66,158],"estimation":[2,18,67,89,159],"presents":[3],"a":[4,57,77,152],"critical":[5],"challenge":[6],"in":[7,45,160],"modern":[8,31],"manufacturing,":[9],"directly":[10],"impacting":[11],"production":[12],"costs":[13],"and":[14,38,50,85,95,106,118,148],"market":[15],"competitiveness.":[16],"Traditional":[17],"methods,":[19],"particularly":[20],"Monte":[21],"Carlo":[22],"simulation,":[23],"while":[24,91,133],"reliable,":[25],"become":[26],"computationally":[27],"prohibitive":[28],"for":[29,102,110,155],"complex":[30],"circuits.":[32],"Contemporary":[33],"approaches,":[34],"including":[35],"importance":[36],"sampling":[37],"machine":[39],"learning":[40],"techniques,":[41],"face":[42],"fundamental":[43],"limitations":[44],"consistency":[46],"across":[47,116,144],"circuit":[48,83,146],"topologies":[49,147],"practical":[51],"validation.":[52],"This":[53],"work":[54],"introduces":[55],"YieldAgent,":[56],"novel":[58],"Large":[59],"Language":[60],"Model":[61],"(LLM)-powered":[62],"framework":[63,98],"that":[64,123],"revolutionizes":[65],"through":[68],"dynamic":[69,111],"integration":[70,105],"of":[71],"multiple":[72],"analytical":[73],"strategies.":[74],"YieldAgent":[75,124],"employs":[76],"three-layer":[78],"agent":[79],"architecture":[80],"to":[81,130,142],"analyze":[82],"characteristics":[84],"historical":[86],"data,":[87],"optimizing":[88],"methods":[90],"balancing":[92],"computational":[93,126],"efficiency":[94],"precision.":[96],"The":[97,139],"incorporates":[99],"Retrieval-Augmented":[100],"Generation":[101],"domain":[103],"knowledge":[104],"Tree-structured":[107],"Parzen":[108],"Estimators":[109],"hyperparameter":[112],"optimization.":[113],"Experimental":[114],"validation":[115],"12nm":[117],"40nm":[119],"technology":[120,149],"nodes":[121,150],"demonstrates":[122],"reduces":[125],"overhead":[127],"by":[128],"up":[129],"$2.9":[131],"\\times$":[132],"maintaining":[134],"or":[135],"exceeding":[136],"state-of-the-art":[137],"accuracy.":[138],"system\u2019s":[140],"ability":[141],"adapt":[143],"different":[145],"establishes":[151],"new":[153],"paradigm":[154],"scalable,":[156],"intelligent":[157],"electronic":[161],"design":[162],"automation.":[163]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}