{"id":"https://openalex.org/W4414197971","doi":"https://doi.org/10.1109/dac63849.2025.11133131","title":"SmaRTLy: RTL Optimization with Logic Inferencing and Structural Rebuilding","display_name":"SmaRTLy: RTL Optimization with Logic Inferencing and Structural Rebuilding","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414197971","doi":"https://doi.org/10.1109/dac63849.2025.11133131"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11133131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11133131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075824569","display_name":"Chengxi Li","orcid":"https://orcid.org/0009-0005-9979-9477"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chengxi Li","raw_affiliation_strings":["The Chinese University of Hong Kong,Dept. of CSE,Hong Kong,China"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,Dept. of CSE,Hong Kong,China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044330428","display_name":"Yang Sun","orcid":"https://orcid.org/0000-0002-0775-4230"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Sun","raw_affiliation_strings":["The Chinese University of Hong Kong,Dept. of CSE,Hong Kong,China"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,Dept. of CSE,Hong Kong,China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101515872","display_name":"Lei Chen","orcid":"https://orcid.org/0000-0002-1054-5501"},"institutions":[{"id":"https://openalex.org/I4210159102","display_name":"Huawei Technologies (Sweden)","ror":"https://ror.org/0500fyd17","country_code":"SE","type":"company","lineage":["https://openalex.org/I2250955327","https://openalex.org/I4210159102"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Lei Chen","raw_affiliation_strings":["Noah’s Ark Lab Huawei,Hong Kong,China"],"affiliations":[{"raw_affiliation_string":"Noah’s Ark Lab Huawei,Hong Kong,China","institution_ids":["https://openalex.org/I4210159102"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100383442","display_name":"Yiwen Wang","orcid":"https://orcid.org/0000-0001-8966-5938"},"institutions":[{"id":"https://openalex.org/I4210159102","display_name":"Huawei Technologies (Sweden)","ror":"https://ror.org/0500fyd17","country_code":"SE","type":"company","lineage":["https://openalex.org/I2250955327","https://openalex.org/I4210159102"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Yiwen Wang","raw_affiliation_strings":["Noah’s Ark Lab Huawei,Hong Kong,China"],"affiliations":[{"raw_affiliation_string":"Noah’s Ark Lab Huawei,Hong Kong,China","institution_ids":["https://openalex.org/I4210159102"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078949174","display_name":"Mingxuan Yuan","orcid":"https://orcid.org/0000-0002-2236-8784"},"institutions":[{"id":"https://openalex.org/I4210159102","display_name":"Huawei Technologies (Sweden)","ror":"https://ror.org/0500fyd17","country_code":"SE","type":"company","lineage":["https://openalex.org/I2250955327","https://openalex.org/I4210159102"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Mingxuan Yuan","raw_affiliation_strings":["Noah’s Ark Lab Huawei,Hong Kong,China"],"affiliations":[{"raw_affiliation_string":"Noah’s Ark Lab Huawei,Hong Kong,China","institution_ids":["https://openalex.org/I4210159102"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070795253","display_name":"Evangeline F. Y. Young","orcid":"https://orcid.org/0000-0003-0623-1590"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Evangeline F.Y. Young","raw_affiliation_strings":["The Chinese University of Hong Kong,Dept. of CSE,Hong Kong,China"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong,Dept. of CSE,Hong Kong,China","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5075824569"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27079573,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.972000002861023,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.972000002861023,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9355000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8565000295639038},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5889000296592712},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.5414999723434448},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4977000057697296},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4936000108718872},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4542999863624573},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44690001010894775},{"id":"https://openalex.org/keywords/traverse","display_name":"Traverse","score":0.4462999999523163},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4377000033855438}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8565000295639038},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6383000016212463},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5889000296592712},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5414999723434448},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4977000057697296},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4936000108718872},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4542999863624573},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44690001010894775},{"id":"https://openalex.org/C176809094","wikidata":"https://www.wikidata.org/wiki/Q15401496","display_name":"Traverse","level":2,"score":0.4462999999523163},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4377000033855438},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.40470001101493835},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.3991999924182892},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.34630000591278076},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34310001134872437},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.3160000145435333},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31439998745918274},{"id":"https://openalex.org/C163797641","wikidata":"https://www.wikidata.org/wiki/Q2067937","display_name":"Tree structure","level":3,"score":0.31310001015663147},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.30559998750686646},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.304500013589859},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.304500013589859},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.30309998989105225},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.29679998755455017},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2944999933242798},{"id":"https://openalex.org/C45237549","wikidata":"https://www.wikidata.org/wiki/Q1376796","display_name":"Restructuring","level":2,"score":0.2888000011444092},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2872999906539917},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.2775999903678894},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.2768000066280365},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.26969999074935913},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.26669999957084656},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.2662000060081482},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.2603999972343445},{"id":"https://openalex.org/C2776654903","wikidata":"https://www.wikidata.org/wiki/Q2601463","display_name":"SAFER","level":2,"score":0.2506999969482422}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11133131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11133131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W220440441","https://openalex.org/W1500028522","https://openalex.org/W1967810708","https://openalex.org/W2040171223","https://openalex.org/W2047650874","https://openalex.org/W2114168079","https://openalex.org/W4293024130","https://openalex.org/W4386159746","https://openalex.org/W4386764462","https://openalex.org/W4400646779","https://openalex.org/W4404133655"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"smaRTLy:":[3],"a":[4],"new":[5],"optimization":[6,147],"technique":[7],"for":[8,56],"multiplexers":[9],"in":[10,21,97,111,143],"Register-Transfer":[11],"Level":[12],"(RTL)":[13],"logic":[14,137],"synthesis.":[15],"Multiplexer":[16],"trees":[17,71],"are":[18],"very":[19],"common":[20],"RTL":[22,146],"designs,":[23],"and":[24,35,72,89,139],"traditional":[25],"tools":[26],"like":[27],"Yosys":[28],"optimize":[29],"them":[30],"by":[31],"traversing":[32],"the":[33,47,54,74,79,87,112,133,145],"tree":[34],"monitoring":[36],"control":[37],"port":[38],"values.":[39],"However,":[40],"this":[41],"method":[42],"does":[43],"not":[44],"fully":[45],"exploit":[46],"intrinsic":[48],"logical":[49],"relationships":[50],"among":[51],"signals":[52],"or":[53],"potential":[55],"structural":[57,140],"optimization.":[58],"To":[59],"address":[60],"these":[61],"limitations,":[62],"we":[63],"develop":[64],"innovative":[65],"strategies":[66],"to":[67,101,150],"remove":[68,123],"redundant":[69],"multiplexer":[70],"restructure":[73],"remaining":[75],"ones,":[76],"significantly":[77],"reducing":[78],"overall":[80],"gate":[81],"count.":[82],"We":[83,103],"evaluate":[84,105],"smaRTLy":[85,106,121],"on":[86,107],"IWLS-2005":[88],"RISC-V":[90],"benchmarks,":[91],"achieving":[92],"an":[93,108],"additional":[94],"8.95%":[95],"reduction":[96],"AIG":[98,126],"area":[99,127],"compared":[100],"Yosys.":[102,129],"also":[104],"industrial":[109],"benchmark":[110],"scale":[113],"of":[114,116,135],"millions":[115],"gates,":[117],"results":[118,131],"show":[119],"that":[120],"can":[122],"47.2%":[124],"more":[125,151],"than":[128],"These":[130],"demonstrate":[132],"effectiveness":[134],"our":[136],"inferencing":[138],"rebuilding":[141],"techniques":[142],"enhancing":[144],"process,":[148],"leading":[149],"efficient":[152],"hardware":[153],"designs.":[154]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-10T00:00:00"}